Product details

Bus voltage (Max) (V) 110 Power switch MOSFET Input VCC (Min) (V) 8 Input VCC (Max) (V) 17 Peak output current (A) 3 Rise time (ns) 8 Operating temperature range (C) -40 to 140 Undervoltage lockout (Typ) 8 Rating Catalog Number of channels (#) 2 Fall time (ns) 7 Prop delay (ns) 20 Iq (uA) 1 Input threshold CMOS Channel input logic CMOS Negative voltage handling at HS pin (V) -15 Features Negative Voltage Handling Driver configuration Non-Inverting
Bus voltage (Max) (V) 110 Power switch MOSFET Input VCC (Min) (V) 8 Input VCC (Max) (V) 17 Peak output current (A) 3 Rise time (ns) 8 Operating temperature range (C) -40 to 140 Undervoltage lockout (Typ) 8 Rating Catalog Number of channels (#) 2 Fall time (ns) 7 Prop delay (ns) 20 Iq (uA) 1 Input threshold CMOS Channel input logic CMOS Negative voltage handling at HS pin (V) -15 Features Negative Voltage Handling Driver configuration Non-Inverting
HSOIC (DDA) 8 19 mm² 4.9 x 3.9 SOIC (D) 8 19 mm² 4.9 x 3.9 VSON (DRC) 9 9 mm² 3 x 3 VSON (DRM) 8 16 mm² 4 x 4
  • Drives Two N-Channel MOSFETs in High-Side
    and Low-Side Configuration
  • Negative Voltage Handling on HS (–18V)
  • Maximum Boot Voltage 120 V
  • Maximum VDD Voltage 20 V
  • On-Chip 0.65-V VF, 0.6-Ω RD Bootstrap Diode
  • Greater than 1 MHz of Operation
  • 20-ns Propagation Delay Times
  • 3-A Sink, 3-A Source Output Currents
  • 8-ns Rise/7-ns Fall Time with 1000-pF Load
  • 1-ns Delay Matching
  • Undervoltage Lockout for High-Side and Low-Side
    Driver
  • Offered in 8-Pin SOIC (D), PowerPAD™ SOIC-8
    (DDA), SON-8 (DRM), SON-9 (DRC) and SON-10
    (DPR) Packages
  • Specified from –40°C to 140°C
  • Drives Two N-Channel MOSFETs in High-Side
    and Low-Side Configuration
  • Negative Voltage Handling on HS (–18V)
  • Maximum Boot Voltage 120 V
  • Maximum VDD Voltage 20 V
  • On-Chip 0.65-V VF, 0.6-Ω RD Bootstrap Diode
  • Greater than 1 MHz of Operation
  • 20-ns Propagation Delay Times
  • 3-A Sink, 3-A Source Output Currents
  • 8-ns Rise/7-ns Fall Time with 1000-pF Load
  • 1-ns Delay Matching
  • Undervoltage Lockout for High-Side and Low-Side
    Driver
  • Offered in 8-Pin SOIC (D), PowerPAD™ SOIC-8
    (DDA), SON-8 (DRM), SON-9 (DRC) and SON-10
    (DPR) Packages
  • Specified from –40°C to 140°C

The UCC2720xA family of high-frequency N-channel MOSFET drivers include a 120-V bootstrap diode and high-side/low-side driver with independent inputs for maximum control flexibility. This allows for N-channel MOSFET control in half-bridge, full-bridge, two-switch forward and active clamp forward converters. The low-side and the high-side gate drivers are independently controlled and matched to 1-ns between the turn-on and turn-off of each other. The UCC2720xA are based on the popular UCC27200/1 drivers, but offer some enhancements. In order to improve performance in noisy power supply environments the UCC2720xA has an enhanced ESD input structure and also has the ability to withstand a maximum of –18 V on its HS pin.

An on-chip bootstrap diode eliminates the external discrete diodes. Under-voltage lockout is provided for both the high-side and the low-side drivers forcing the outputs low if the drive voltage is below the specified threshold.

Two versions of the UCC27200A are offered. The UCC27200A has high-noise immune CMOS input thresholds while the UCC27201A has TTL-compatible thresholds.

Both devices are offered in an 8-pin SOIC (D), PowerPad SOIC-8 (DDA), SON-8 (DRM) package, a 9-pin SON-9 (DRC) package and a 10-pin SON-10 (DPR) package.

The UCC2720xA family of high-frequency N-channel MOSFET drivers include a 120-V bootstrap diode and high-side/low-side driver with independent inputs for maximum control flexibility. This allows for N-channel MOSFET control in half-bridge, full-bridge, two-switch forward and active clamp forward converters. The low-side and the high-side gate drivers are independently controlled and matched to 1-ns between the turn-on and turn-off of each other. The UCC2720xA are based on the popular UCC27200/1 drivers, but offer some enhancements. In order to improve performance in noisy power supply environments the UCC2720xA has an enhanced ESD input structure and also has the ability to withstand a maximum of –18 V on its HS pin.

An on-chip bootstrap diode eliminates the external discrete diodes. Under-voltage lockout is provided for both the high-side and the low-side drivers forcing the outputs low if the drive voltage is below the specified threshold.

Two versions of the UCC27200A are offered. The UCC27200A has high-noise immune CMOS input thresholds while the UCC27201A has TTL-compatible thresholds.

Both devices are offered in an 8-pin SOIC (D), PowerPad SOIC-8 (DDA), SON-8 (DRM) package, a 9-pin SON-9 (DRC) package and a 10-pin SON-10 (DPR) package.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 9
Type Title Date
* Data sheet UCC2720xA 120-V Boot, 3-A Peak, High-Frequency, High-Side and Low-Side Driver datasheet (Rev. B) 31 Aug 2015
Application note External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application note Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) 29 Oct 2018
Technical article How to achieve higher system robustness in DC drives, part 3: minimum input pulse 19 Sep 2018
Selection guide Power Management Guide 2018 (Rev. R) 25 Jun 2018
Technical article How to achieve higher system robustness in DC drives, part 2: interlock and deadtime 30 May 2018
Technical article Boosting efficiency for your solar inverter designs 24 May 2018
Technical article How to achieve higher system robustness in DC drives, part 1: negative voltage 17 Apr 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

UCC27200 and UCC27200A PSpice Transient Model

SLUM095.ZIP (40 KB) - PSpice Model
Simulation model

UCC27200 and UCC27200A TINA-TI Transient Spice Model

SLUM111.ZIP (9 KB) - TINA-TI Spice Model
Simulation model

UCC27200 and UCC27200A TINA-TI Transient Reference Design

SLUM112.TSC (138 KB) - TINA-TI Reference Design
Simulation model

UCC27200 and UCC27200A Unencrypted PSpice Transient Model

SLUM523.ZIP (2 KB) - PSpice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Reference designs

PMP7246 — 36-60Vin, 350W Slow Drain Modulation Power Converter with PSFB ZTE and HSHB Reference Design

This is a 350W High Speed Full Bridge Phase Shift ZVT Synchronous Rectification DC/DC reference design. It is built for telecom applications to supply a RF Power Amplifier stage. The design is utilizing UCC28950 voltage mode forward and average current limitation backward converter (two quadrant (...)
Package Pins Download
SO PowerPAD (DDA) 8 View options
SOIC (D) 8 View options
VSON (DRC) 9 View options
VSON (DRM) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos