Startseite Schnittstelle LVDS-, M-LVDS- und PECL-ICs
Startseite
Schnittstelle
LVDS-, M-LVDS- und PECL-ICs

SN65MLVD202A

AKTIV

Vollduplex-M-LVDS-Transceiver

Jetzt bestellen
Datenblatt

SN65MLVD202A

AKTIV
Datenblatt Jetzt bestellen

Produktdetails

Function Transceiver Protocols M-LVDS Number of transmitters 1 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 100 Input signal LVTTL, M-LVDS Output signal LVTTL, M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols M-LVDS Number of transmitters 1 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 100 Input signal LVTTL, M-LVDS Output signal LVTTL, M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 14 51.9 mm² 8.65 x 6
  • Low-Voltage Differential 30-Ω to 55-Ω Line Drivers
    and Receivers for Signaling Rates(1) up to
    100 Mbps, Clock Frequencies up to 50 MHz
  • Type-1 Receivers Incorporate 25 mV of
    Hysteresis (SN65MLVD200A, SN65MLVD202A)
  • Type-2 Receivers Provide an Offset (100 mV)
    Threshold to Detect Open-Circuit and Idle-Bus
    Conditions (SN65MLVD204A, SN65MLVD205A)
  • Meets or Exceeds the M-LVDS Standard
    TIA/EIA-899 for Multipoint Data Interchange
  • Controlled Driver Output Voltage Transition Times
    for Improved Signal Quality
  • –1 V to 3.4 V of Common-Mode Voltage Range
    Allows Data Transfer With 2 V of Ground Noise
  • Bus Pins High Impedance When Disabled
    or VCC ≤ 1.5 V
  • 200-Mbps Devices Available (SN65MLVD201,
    SN65MLVD203, SN65MLVD206, SN65MLVD207)
  • Bus Pin ESD Protection Exceeds 8 kV
  • Packages Available:
    • 8-Pin SOIC
      SN65MLVD200A, SN65MLVD204A
    • 14-Pin SOIC
      SN65MLVD202A, SN65MLVD205A
  • Improved Alternatives to the SN65MLVD200,
    SN65MLVD202A, SN65MLVD204A, and
    SN65MLVD205A Devices
  • Low-Voltage Differential 30-Ω to 55-Ω Line Drivers
    and Receivers for Signaling Rates(1) up to
    100 Mbps, Clock Frequencies up to 50 MHz
  • Type-1 Receivers Incorporate 25 mV of
    Hysteresis (SN65MLVD200A, SN65MLVD202A)
  • Type-2 Receivers Provide an Offset (100 mV)
    Threshold to Detect Open-Circuit and Idle-Bus
    Conditions (SN65MLVD204A, SN65MLVD205A)
  • Meets or Exceeds the M-LVDS Standard
    TIA/EIA-899 for Multipoint Data Interchange
  • Controlled Driver Output Voltage Transition Times
    for Improved Signal Quality
  • –1 V to 3.4 V of Common-Mode Voltage Range
    Allows Data Transfer With 2 V of Ground Noise
  • Bus Pins High Impedance When Disabled
    or VCC ≤ 1.5 V
  • 200-Mbps Devices Available (SN65MLVD201,
    SN65MLVD203, SN65MLVD206, SN65MLVD207)
  • Bus Pin ESD Protection Exceeds 8 kV
  • Packages Available:
    • 8-Pin SOIC
      SN65MLVD200A, SN65MLVD204A
    • 14-Pin SOIC
      SN65MLVD202A, SN65MLVD205A
  • Improved Alternatives to the SN65MLVD200,
    SN65MLVD202A, SN65MLVD204A, and
    SN65MLVD205A Devices

The SN65MLVD20xx devices are multipoint low-voltage differential (M-LVDS) line drivers and receivers that are optimized to operate at signaling rates up to 100 Mbps. All parts comply with the multipoint low-voltage differential signaling (M-LVDS) standard TIA/EIA-899.

The SN65MLVD20xx devices have enhancements over their predecessors. Improved features include controlled slew rate on the driver output to help minimize reflections from unterminated stubs, which results in better signal integrity. Additionally, 8-kV ESD protection on the bus pins for more robustness. The same footprint definition was maintained making for an easy drop-in replacement for a system performance upgrade.

The devices are characterized for operation from –40°C to 85°C.

The SN65MLVD20xx devices are multipoint low-voltage differential (M-LVDS) line drivers and receivers that are optimized to operate at signaling rates up to 100 Mbps. All parts comply with the multipoint low-voltage differential signaling (M-LVDS) standard TIA/EIA-899.

The SN65MLVD20xx devices have enhancements over their predecessors. Improved features include controlled slew rate on the driver output to help minimize reflections from unterminated stubs, which results in better signal integrity. Additionally, 8-kV ESD protection on the bus pins for more robustness. The same footprint definition was maintained making for an easy drop-in replacement for a system performance upgrade.

The devices are characterized for operation from –40°C to 85°C.
open-in-new Andere LVDS-, M-LVDS- und PECL-ICs suchen
Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 4
Typ Titel Datum
* Data sheet SN65MLVD20xx Multipoint-LVDS Line Driver and Receiver datasheet (Rev. D) PDF | HTML 28 Okt 2015
Application note An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 22 Jun 2023
Application brief How Far, How Fast Can You Operate MLVDS? 06 Aug 2018
Application note SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 20 Nov 2001

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

MLVD20XBEVM — Evaluierungsmodul SN65MLVD203B und SN65MLVD204B für Vollduplex- und Halbduplex-Multipoint-LVDS (M

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Evaluierungsplatine

MLVD20XEVM — M-LVDS-Evaluierungsmodul

This evaluation module is for the SN65MLVD203B and SN65MLVD204B, which are M-LVDS transceivers.
The SN65MLVD203B is a full-duplex transceiver, and the SN65MLVD204B is a half-duplex transceiver.
Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Simulationsmodell

SN65MLVD202A IBIS Model Version 2.2 (Rev. A)

SLLC185A.ZIP (174 KB) - IBIS Model
Herunterladen
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Anfordern
Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Benutzerhandbuch: PDF
Optionen anzeigen
Gehäuse Pins Herunterladen
SOIC (D) 14 Optionen anzeigen
Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Alle Forenthemen auf Englisch anzeigen

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos