Inicio Interfaz Circuitos integrados LVDS, M-LVDS y PECL
Inicio
Interfaz
Circuitos integrados LVDS, M-LVDS y PECL

SN65LVDM176

ACTIVO

Transceptor LVDM semidúplex

Haga su pedido ahora
Hoja de datos

SN65LVDM176

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Function Transceiver Protocols LVDM, LVDS Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 400 Input signal LVDM, LVTTL Output signal LVDM, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols LVDM, LVDS Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 400 Input signal LVDM, LVTTL Output signal LVDM, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm) VSSOP (DGK) 8 14.7 mm² (3 mm × 4.9 mm)
  • Low-Voltage Differential Driver and Receiver for Half-Duplex Operation
  • Designed for Signaling Rates of 400 Mbit/s
  • ESD Protection Exceeds 15 kV on Bus Pins
  • Operates From a Single 3.3-V Supply
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 50- Load
  • Valid Output With as Little as 50 mV Input Voltage Difference
  • Propagation Delay Times
    • Driver: 1.7 ns Typ
    • Receiver: 3.7 ns Typ
  • Power Dissipation at 200 MHz
    • Driver: 50 mW Typical
    • Receiver: 60 mW Typical
  • LVTTL Levels Are 5-V Tolerant
  • Bus Pins Are High Impedance When Disabled or With VCC Less Than 1.5 V
  • Open-Circuit Fail-Safe Receiver
  • Surface-Mount Packaging
    • D Package (SOIC)
    • DGK Package (MSOP)

PowerPAD is a trademark of Texas Instruments.
  • Low-Voltage Differential Driver and Receiver for Half-Duplex Operation
  • Designed for Signaling Rates of 400 Mbit/s
  • ESD Protection Exceeds 15 kV on Bus Pins
  • Operates From a Single 3.3-V Supply
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 50- Load
  • Valid Output With as Little as 50 mV Input Voltage Difference
  • Propagation Delay Times
    • Driver: 1.7 ns Typ
    • Receiver: 3.7 ns Typ
  • Power Dissipation at 200 MHz
    • Driver: 50 mW Typical
    • Receiver: 60 mW Typical
  • LVTTL Levels Are 5-V Tolerant
  • Bus Pins Are High Impedance When Disabled or With VCC Less Than 1.5 V
  • Open-Circuit Fail-Safe Receiver
  • Surface-Mount Packaging
    • D Package (SOIC)
    • DGK Package (MSOP)

PowerPAD is a trademark of Texas Instruments.

The SN65LVDM176 is a differential line driver and receiver configured as a transceiver that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbit/s. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50- load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of less than 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for half-duplex or multiplex baseband data transmission over controlled impedance media of approximately 100- characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).

The SN65LVDM176 is characterized for operation from \x9640°C to 85°C.

The SN65LVDM176 is a differential line driver and receiver configured as a transceiver that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbit/s. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50- load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of less than 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for half-duplex or multiplex baseband data transmission over controlled impedance media of approximately 100- characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).

The SN65LVDM176 is characterized for operation from \x9640°C to 85°C.
filter Buscar otro/a Circuitos integrados LVDS, M-LVDS y PECL
Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Funcionalidad similar a la del dispositivo comparado
SN65LVDM179 ACTIVO Transceptor LVDM de dúplex completo Full-duplex transceiver, 100 Mbps

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 5
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos High-Speed Differential Line Transceiver datasheet (Rev. D) 3/08/2000
Nota sobre la aplicación An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 22/06/2023
Application brief How Far, How Fast Can You Operate MLVDS? 6/08/2018
Nota sobre la aplicación Transmission at 200 Mbps in VME Card Cage Using LVDM (Rev. A) 4/01/2002
Nota sobre la aplicación SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 20/11/2001

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

SN65LVDM176 IBIS Model

SLLM011.ZIP (50 KB) - Modelo IBIS
Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos