LMH0041

ACTIVE

HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface

Product details

Function Deserializer Supply voltage (V) 2.5, 3.3 Power consumption (mW) 480 Data rate (max) (Mbps) 1485 Control interface Pin/SMBus Operating temperature range (°C) -40 to 85
Function Deserializer Supply voltage (V) 2.5, 3.3 Power consumption (mW) 480 Data rate (max) (Mbps) 1485 Control interface Pin/SMBus Operating temperature range (°C) -40 to 85
WQFN (RHS) 48 49 mm² 7 x 7
  • 5-Bit LVDS Interface
  • No External VCO or Clock Required
  • Reclocked Serial Loopthrough With Cable Driver
  • Powerdown Mode
  • 3.3V SMBus Configuration Interface
  • Small 48-Pin WQFN Package
  • Industrial Temperature range: -40°C to +85°C

Key Specifications

  • Output compliant with SMPTE 259M-C, SMPTE 292M, SMPTE 424M and DVB-ASI
  • Typical power dissipation: 590 mW (loopthrough disabled, 3G datarate)
  • 0.6 UI Minimum Input Jitter Tolerance

All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments.

  • 5-Bit LVDS Interface
  • No External VCO or Clock Required
  • Reclocked Serial Loopthrough With Cable Driver
  • Powerdown Mode
  • 3.3V SMBus Configuration Interface
  • Small 48-Pin WQFN Package
  • Industrial Temperature range: -40°C to +85°C

Key Specifications

  • Output compliant with SMPTE 259M-C, SMPTE 292M, SMPTE 424M and DVB-ASI
  • Typical power dissipation: 590 mW (loopthrough disabled, 3G datarate)
  • 0.6 UI Minimum Input Jitter Tolerance

All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments.

The LMH0341/0041/0071/0051 SDI Deserializers are part of TI’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. When paired with a host FPGA the LMH0341 automatically detects the incoming data rate and decodes the raw 5-bit data words compliant to any of the following standards: DVB-ASI, SMPTE 259M, SMPTE 292M, or SMPTE 424M. See for details on which Standards are supported per device.

The interface between the LMH0341 and the host FPGA consists of a 5-bit wide LVDS bus, an LVDS clock and an SMBus interface. No external VCOs or clocks are required. The LMH0341 CDR detects the frequency from the incoming data stream, generates a clean clock and transmits both clock and data to the host FPGA. The LMH0341, LMH0041 and LMH0071 include a serial reclocked loopthrough with integrated SMPTE compliant cable driver. Refer to for a complete listing of single channel deserializers offered in this family.

The FPGA-Attach SER/DES product family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The product is packaged in a physically small 48 pin WQFN package.

The LMH0341/0041/0071/0051 SDI Deserializers are part of TI’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. When paired with a host FPGA the LMH0341 automatically detects the incoming data rate and decodes the raw 5-bit data words compliant to any of the following standards: DVB-ASI, SMPTE 259M, SMPTE 292M, or SMPTE 424M. See for details on which Standards are supported per device.

The interface between the LMH0341 and the host FPGA consists of a 5-bit wide LVDS bus, an LVDS clock and an SMBus interface. No external VCOs or clocks are required. The LMH0341 CDR detects the frequency from the incoming data stream, generates a clean clock and transmits both clock and data to the host FPGA. The LMH0341, LMH0041 and LMH0071 include a serial reclocked loopthrough with integrated SMPTE compliant cable driver. Refer to for a complete listing of single channel deserializers offered in this family.

The FPGA-Attach SER/DES product family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The product is packaged in a physically small 48 pin WQFN package.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 8
Type Title Date
* Data sheet LMH0341/041/071/051 3Gbps, HD, SD, DVB-ASI SDI Deserializr w/Loopthru & LVDS I/F datasheet (Rev. Q) 16 Apr 2013
Selection guide Broadcast and Professional Video Interface Solutions (Rev. E) 05 Apr 2017
Application note AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) 26 Apr 2013
Application note AN-1988 LMH0340 / LMH0341 SerDes Family LVDS Timing Overview (Rev. A) 26 Apr 2013
Application note AN-2145 Power Considerations for SDI Products (Rev. B) 26 Apr 2013
Application note AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) 26 Apr 2013
Application note High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems 12 Nov 2009
Application note A 3 Gbps SDI Connectivity Solution Supporting Uncompressed 1080p60 Video 18 Mar 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Code example or demo

SDXILIP Xilinx Spartan Example Code

We have developed a family of serializers and deserializers intended to support the serial digital interface (SDI) standards of the Society of Motion Picture and Television Engineers (SMPTE). These devices connect to a host FPGA through a moderate speed, moderate width (600 Mbps, 5 bits wide) (...)

Supported products & hardware

Supported products & hardware

Products
Serial digital interface (SDI) ICs
LMH0040 HD, SD, DVB-ASI SDI Serializer and Driver with LVDS Interface LMH0041 HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface LMH0050 HD/ SD/ DVB-ASI SDI serialzier with LVDS Interface LMH0051 HD/ SD/ DVB-ASI SDI deserialzier with LVDS Interface LMH0070 SD/ DVB-ASI SDI serialzier and driver with LVDS Interface LMH0071 SD/ DVB-ASI SDI deserialzier with Loopthrough and LVDS Interface
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
WQFN (RHS) 48 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos