DS90LV032AQML
- Low chip to chip skew
- Low differential skew
- High impedance LVDS inputs with power-off
- Low power dissipation
- Accepts small swing (330 mV) differential signal levels.
- Compatible with ANSI/TIA/EIA-644
- Operating temperature range (-55°C to +85°C)
- Pin compatible with DS90C032A and DS26C32A.
- Typical Rise/Fall time is 350pS.
All trademarks are the property of their respective owners.
The DS90LV032A is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates.
The DS90LV032A accepts low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receiver supports a TRI-STATE function that may be used to multiplex outputs.
The DS90LV032A and companion LVDS line driver (eg. DS90LV031A) provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.
In addition, the DS90LV032A provides power-off high impedance LVDS inputs. This feature assures minimal loading effect on the LVDS bus lines when VCC is not present.
您可能會感興趣的類似產品
具備升級功能，可直接投入使用替代所比較的裝置。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | DS90LV032AQML 3V LVDS Quad CMOS Differential Line Receiver datasheet (Rev. A) | 2013/4/16 | |||
| * | SMD | DS90LV032AQML SMD 5962-98652 | 2016/6/21 | |||
| Application brief | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | 2018/8/3 | ||||
| Application brief | How to Terminate LVDS Connections with DC and AC Coupling | 2018/5/16 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
DS90LV047-48AEVM — DS90LV047-48AEVM 評估模組
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| CFP (NAD) | 16 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。