SN74LV1T86
- Single-supply voltage translator at 5.0V, 3.3V, 2.5V, and 1.8V VCC
- Operating range of 1.8V to 5.5V
- Up translation:
- 1.2V(1) to 1.8V at 1.8V VCC
- 1.5V(1) to 2.5V at 2.5V VCC
- 1.8V(1) to 3.3V at 3.3V VCC
- 3.3V to 5.0V at 5.0V VCC
- Down translation:
- 3.3V to 1.8V at 1.8V VCC
- 3.3V to 2.5V at 2.5V VCC
- 5.0V to 3.3V at 3.3V VCC
- Logic output is referenced to VCC
- Output drive:
- 8mA output drive at 5V
- 7mA output drive at 3.3V
- 3mA output drive at 1.8V
- Characterized up to 50MHz at 3.3V VCC
- 5V Tolerance on input pins
- –40°C to 125°C operating temperature range
- Pb-free packages available: SC-70 (DCK)
- 2 × 2.1 × 0.65mm (height 1.1 mm)
- Latch-up performance exceeds 250mA per JESD 17
- Supports standard logic pinouts
- CMOS output B compatible with AUP1G and LVC1G families (1)
(1)Refer to the VIH/VIL and output drive for lower VCC condition.
The SN74LV1T86 is a single 2-input exclusive OR gate with reduced input thresholds to support voltage translation applications.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 5
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74LV1T86 Single Power Supply 2-Input Exclusive-OR Gate CMOS Logic Level Shifter datasheet (Rev. D) | PDF | HTML | 2024/2/8 | ||
| 應用說明 | LV1T Family of single supply translators (Rev. B) | PDF | HTML | 2022/12/16 | |||
| 選擇指南 | Voltage Translation Buying Guide (Rev. A) | 2021/4/15 | ||||
| 應用說明 | Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) | 2015/4/30 | ||||
| 應用說明 | Selecting the Right Level Translation Solution (Rev. A) | 2004/6/22 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
開發板
5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組
靈活的 EVM 旨在支援任何針腳數為 5 至 8 支且採用 DCK、DCT、DCU、DRL 或 DBV 封裝的裝置。
使用指南:
PDF
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOT-SC70 (DCK) | 5 | Ultra Librarian |
| SOT-23 (DBV) | 5 | Ultra Librarian |