三路 8/10 位元 165/110MSPS 視訊 ADC

TVP7001 不建議用於新設計
儘管為了支援以前的設計而繼續生產此項產品,但我們並不建議用在新設計上。考量下列其中一項替代產品:
open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
TVP7002 現行 三路 8/10 位元 165/110MSPS 視訊 ADC This device is an updated revision.

產品詳細資料

Rating Catalog Operating temperature range (°C) 0 to 70
Rating Catalog Operating temperature range (°C) 0 to 70
HTQFP (PZP) 100 256 mm² 16 x 16
  • Analog Channels
    • –6 dB to 6 dB Analog Gain
    • Analog Input MUXs
    • Auto Video Clamp
    • Three Digitizing Channels, Each With Independently Controllable Clamp, PGA, and ADC
    • Clamping: Selectable Clamping Between Bottom Level and Mid–level
    • Offset: 1024–Step Programmable RGB or YPbPr Offset Control
    • PGA: 8–Bit Programmable Gain Amplifier
    • ADC: 8/10–Bit 165/110 MSPS A/D Converter
    • Automatic Level Control Circuit
    • Composite Sync: Integrated Sync–on–Green Extraction From GreenLuminance Channel
    • Support for DC and AC–Coupled Input Signals
  • PLL
    • Fully Integrated Analog PLL for Pixel Clock Generation
    • 12–165 MHz Pixel Clock Generation From HSYNC Input
    • Adjustable PLL Loop Bandwidth for Minimum Jitter
    • 5–Bit Programmable Subpixel Accurate Positioning of Sampling Phase
  • Output Formatter
    • Support for RGB/YCbCr 4:4:4 and YCbCr 4:2:2 Output Modes to Reduce Board Traces
    • Dedicated DATACLK Output for Easy Latching of Output Data
  • System
    • Industry–Standard Normal/Fast I2C Interface With Register Readback Capability
    • Space–Saving TQFP–100 Pin Package
    • Thermally–Enhanced PowerPAD™ Package for Better Heat Dissipation
  • APPLICATIONS
    • LCD TV/Monitors/Projectors
    • DLP TV/Projectors
    • PDP TV/Monitors
    • PCTV Set–Top Boxes
    • Digital Image Processing
    • Video Capture/Video Editing
    • Scan Rate/Image Resolution Converters
    • Video Conferencing
    • Video/Graphics Digitizing Equipment

  • Analog Channels
    • –6 dB to 6 dB Analog Gain
    • Analog Input MUXs
    • Auto Video Clamp
    • Three Digitizing Channels, Each With Independently Controllable Clamp, PGA, and ADC
    • Clamping: Selectable Clamping Between Bottom Level and Mid–level
    • Offset: 1024–Step Programmable RGB or YPbPr Offset Control
    • PGA: 8–Bit Programmable Gain Amplifier
    • ADC: 8/10–Bit 165/110 MSPS A/D Converter
    • Automatic Level Control Circuit
    • Composite Sync: Integrated Sync–on–Green Extraction From GreenLuminance Channel
    • Support for DC and AC–Coupled Input Signals
  • PLL
    • Fully Integrated Analog PLL for Pixel Clock Generation
    • 12–165 MHz Pixel Clock Generation From HSYNC Input
    • Adjustable PLL Loop Bandwidth for Minimum Jitter
    • 5–Bit Programmable Subpixel Accurate Positioning of Sampling Phase
  • Output Formatter
    • Support for RGB/YCbCr 4:4:4 and YCbCr 4:2:2 Output Modes to Reduce Board Traces
    • Dedicated DATACLK Output for Easy Latching of Output Data
  • System
    • Industry–Standard Normal/Fast I2C Interface With Register Readback Capability
    • Space–Saving TQFP–100 Pin Package
    • Thermally–Enhanced PowerPAD™ Package for Better Heat Dissipation
  • APPLICATIONS
    • LCD TV/Monitors/Projectors
    • DLP TV/Projectors
    • PDP TV/Monitors
    • PCTV Set–Top Boxes
    • Digital Image Processing
    • Video Capture/Video Editing
    • Scan Rate/Image Resolution Converters
    • Video Conferencing
    • Video/Graphics Digitizing Equipment

TVP7001 is a complete solution for digitizing video and graphic signals in RGB or YPbPr color spaces. The device supports pixel rates up to 165 MHz. Therefore, it can be used for PC graphics digitizing up to the VESA standard of UXGA (1600 × 1200) resolution at 60 Hz screen refresh rate, and in video environments for the digitizing of digital TV formats, including HDTV up to 1080p. TVP7001 can be used to digitize CVBS and S–video signal with 10–bit ADCs.

The TVP7001 is powered from 3.3–V and 1.8–V supply and integrates a triple high–performance A/D converter with clamping functions and variable gain, independently programmable for each channel. The clamping timing window is provided by an external pulse or can be generated internally. The TVP7001 includes analog slicing circuitry on the Y or G input to support sync–on–luminance or sync–on–green extraction. In addition, TVP7001 can extract discrete HSYNC and VSYNC from composite sync using a sync slicer.

TVP7001 also contains a complete analog PLL block to generate a pixel clock from the HSYNC input. Pixel clock output frequencies range from 12 MHz to 165 MHz.

All programming of the part is done via an industry–standard I2C interface, which supports both reading and writing of register settings. The TVP7001 is available in a space–saving TQFP 100–pin PowerPAD package.

TVP7001 is a complete solution for digitizing video and graphic signals in RGB or YPbPr color spaces. The device supports pixel rates up to 165 MHz. Therefore, it can be used for PC graphics digitizing up to the VESA standard of UXGA (1600 × 1200) resolution at 60 Hz screen refresh rate, and in video environments for the digitizing of digital TV formats, including HDTV up to 1080p. TVP7001 can be used to digitize CVBS and S–video signal with 10–bit ADCs.

The TVP7001 is powered from 3.3–V and 1.8–V supply and integrates a triple high–performance A/D converter with clamping functions and variable gain, independently programmable for each channel. The clamping timing window is provided by an external pulse or can be generated internally. The TVP7001 includes analog slicing circuitry on the Y or G input to support sync–on–luminance or sync–on–green extraction. In addition, TVP7001 can extract discrete HSYNC and VSYNC from composite sync using a sync slicer.

TVP7001 also contains a complete analog PLL block to generate a pixel clock from the HSYNC input. Pixel clock output frequencies range from 12 MHz to 165 MHz.

All programming of the part is done via an industry–standard I2C interface, which supports both reading and writing of register settings. The TVP7001 is available in a space–saving TQFP 100–pin PowerPAD package.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet Triple 8/10-Bit 165/110 MSPS Video & Graphics Digitizer w/Analog PLL datasheet 2006年 2月 2日
Product overview Technical details on the TVP7000 and TVP7001 devices (Rev. A) 2005年 11月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
HTQFP (PZP) 100 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片