Home Interface I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA9517

ACTIVE

2-bit level-translating 400-kHz I2C/SMBus buffer/repeater with powered-off high-impedance

A newer version of this product is available

open-in-new Compare alternates
Drop-in replacement with upgraded functionality to the compared device
TCA9517A ACTIVE 2-bit level-translating 400-kHz I2C/SMBus buffer/repeater with powered-off high-impedance P2P with a higher contention level threshold

Product details

Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6 VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
TCA9803 ACTIVE 2-bit level-translating 400-kHz I2C/SMBus buffer/repeater with internal 3-mA current source This pin-to-pin device has improved performance (better signal integrity, faster rise times, slew rate control) and reduces external components required

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 10
Type Title Date
* Data sheet TCA9517 Level-Shifting I2C Bus Repeater datasheet (Rev. D) PDF | HTML 28 Jul 2017
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 Jul 2024
Application note I2C Dataline Handoff Delay PDF | HTML 14 Jul 2021
Application note Why, When, and How to use I2C Buffers 23 May 2018
Technical article Quick fixes to common I2C headaches PDF | HTML 24 Apr 2017
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 07 Sep 2016
Selection guide I2C Infographic Flyer 03 Dec 2015
Application note Understanding the I2C Bus PDF | HTML 30 Jun 2015
Application note Maximum Clock Frequency of I2C Bus Using Repeaters 15 May 2015
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 13 Feb 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DS90UH981-Q1EVM — DS90UH981-Q1 DSI to FPD-Link IV bridge serializer evaluation module

The DS90Ux981-Q1EVM is an evaluation module for evaluating the DS90Ux981-Q1 MIPI DSI to FPD-Link IV serializer.  The DS90Ux981-Q1 supports ultra-high-definition resolutions including 4K with 30 bits per pixel at 60 Hz. The 2 MIPI DSI port input is compatible with MIPI DSI v1.3.1 and DPHY v1.2 (...)
Evaluation board

DS90UH981-Q1MEVM — DS90UH981-Q1 DSI to FPD-Link IV bridge serializer evaluation module

The DS90Ux981-Q1MEVM is an evaluation module for evaluating the DS90Ux981-Q1 MIPI DSI to FPD-Link IV serializer.  The DS90Ux981-Q1 supports ultra-high-definition resolutions including 4K with 30 bits per pixel at 60 Hz. The 2 MIPI DSI port input is compatible with MIPI DSI v1.3.1 and DPHY (...)
Evaluation board

DS90UH983-Q1EVM — DS90UH983-Q1 DisplayPort to FPD-Link IV bridge serializer evaluation module

The DS90Ux983-Q1EVM is an evaluation module for evaluating the DS90Ux983-Q1 DisplayPort to FPD-Link IV serializer. The DS90Ux983-Q1 supports ultra-high-definition resolutions including 4K with 30 bits per pixel at 60 Hz. The displayport input is compatible with displayport v1.4 with speeds up to (...)
Evaluation board

DS90UH983-Q1MEVM — DS90UH983-Q1 DisplayPort to FPD-Link IV bridge serializer evaluation module

The DS90Ux983M-Q1EVM is an evaluation module for evaluating the DS90Ux983-Q1 DisplayPort to FPD-Link IV serializer.  The DS90Ux983-Q1 supports ultra-high-definition resolutions including 4K with 30 bits per pixel at 60 Hz. The displayport input is compatible with displayport v1.4 with speeds (...)
Evaluation board

DS90UH984-Q1EVM — DS90UH984-Q1 FPD-Link IV to embedded displayport bridge deserializer evaluation module

The DS90Ux984-Q1EVM is an evaluation module for evaluating the DS90Ux984-Q1 FPD-Link IV to embedded displayport deserializer.  The DS90Ux984-Q1 supports ultra-high-definition resolutions including 4K with 30 bits per pixel at 60 Hz. The output DP/eDP interface is compatible with embedded (...)
Evaluation board

DS90UH984-Q1MEVM — DS90UH984-Q1 FPD-Link IV to embedded displayport bridge deserializer evaluation module

The DS90Ux984-Q1MEVM is an evaluation module for evaluating the DS90Ux984-Q1 FPD-Link IV to embedded displayport deserializer.  The DS90Ux984-Q1 supports ultra-high-definition resolutions including 4K with 30 bits per pixel at 60 Hz. The output DP/eDP interface is compatible with embedded (...)
Evaluation board

DS90UH988-Q1EVM — DS90UH988-Q1 FPD-Link IV to OpenLDI deserializer evaluation module

The DS90Ux988-Q1 evaluation module (EVM) is a functional board design for evaluating the DS90Ux988-Q1 FPD-Link IV to OLDI/RGB bridge device. The device partners with FPD-Link IV capable serializers such as the DS90Ux981-Q1 or DS90Ux983-Q1 serializers in FPD-Link IV mode, or FPD-Link III capable (...)
Evaluation board

DS90UH988-Q1MEVM — DS90UH988-Q1 FPD-Link IV to OpenLDI deserializer evaluation module

The DS90Ux988-Q1M evaluation module (EVM) is a functional board design for evaluating the DS90Ux988-Q1 FPD-Link IV to OLDI/RGB bridge device. The device partners with FPD-Link IV capable serializers such as the DS90Ux981-Q1 or DS90Ux983-Q1 serializers in FPD-Link IV mode, or FPD-Link III capable (...)
Simulation model

TCA9517 IBIS Model

SCPM024.ZIP (46 KB) - IBIS Model
Design tool

I2C-DESIGNER — I2C designer tool

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Reference designs

TIDA-00420 — ADC-based, digitally-isolated, wide-input, 16-channel, AC/DC binary input reference design

This reference design showcases a cost-optimized and scalable ADC-based AC/DC binary input module (BIM) architecture with reinforced isolation. The 16 channels of a 10- or 12-bit SAR ADC are used for sensing multiple binary inputs. The op amps, in addition to keeping the cost per-channel low, (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDA-00972 — ±2% Accurate Humidity Sensing Reference Design Supporting Robust 2m Wire Communication

The TIDA-00972 reference design provides a sensor module level solution for +/- 2% of accuracy and reliable Relative Humidity (RH) and +/- 0.2 °C accuracy temperature sensing. The sensor module utilizes TI’s digital humidity and temperature sensor HDC1080 together with integrated (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDA-00403 — Ultrasonic Distance Measurement using the TLV320AIC3268 miniDSP CODEC Reference Design

The TIDA-00403 reference design uses off-the-shelf EVMs for ultrasonic distance measurement solutions using algorithms within the TLV320AIC3268 miniDSP. In conjunction with TI’s PurePath Studio design suite, a robust and user configurable ultrasonic distance measurement system can be designed (...)
Design guide: PDF
Schematic: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos