SN65MLVD048

Name: SN65MLVD048
Brand: TI
SKU: SN65MLVD048
Price: 2.2 USD

AKTIV

4-Kanal M-LVDS-Empfänger

Jetzt bestellen

Datenblatt

document-pdfAcrobat SN65MLVD048 Quad Channel M-LVDS Receivers datasheet (Rev. A) (Englisch) PDF | HTML

SN65MLVD048

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Function

Receiver

Protocols

M-LVDS

Number of transmitters

0

Number of receivers

4

Supply voltage (V)

3.3

Signaling rate (Mbps)

250

Input signal

M-LVDS

Output signal

LVTTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Function

Receiver

Protocols

M-LVDS

Number of transmitters

0

Number of receivers

4

Supply voltage (V)

3.3

Signaling rate (Mbps)

250

Input signal

M-LVDS

Output signal

LVTTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

VQFN (RGZ)

48

49 mm² 7 x 7

Low-voltage differential 30Ω to 55Ω line receivers for signaling rates⁽¹⁾ up to 250Mbps; Clock Frequencies up to 125MHz
Type-1 receiver incorporates 25mV of input threshold hysteresis
Type-2 receiver provides 100mV offset threshold to detect open-circuit and idle-bus conditions
Wide receiver input common-mode voltage range, –1V to 3.4V, allows 2V of ground noise
Meets or exceeds the M-LVDS standard TIA/EIA-899 for multipoint topology
High input impedance when Vcc ≤ 1.5V
Enhanced ESD Protection: 7kV HBM on all pins
48-Pin 7 X 7 QFN (RGZ)

⁽¹⁾The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).

Low-voltage differential 30Ω to 55Ω line receivers for signaling rates⁽¹⁾ up to 250Mbps; Clock Frequencies up to 125MHz
Type-1 receiver incorporates 25mV of input threshold hysteresis
Type-2 receiver provides 100mV offset threshold to detect open-circuit and idle-bus conditions
Wide receiver input common-mode voltage range, –1V to 3.4V, allows 2V of ground noise
Meets or exceeds the M-LVDS standard TIA/EIA-899 for multipoint topology
High input impedance when Vcc ≤ 1.5V
Enhanced ESD Protection: 7kV HBM on all pins
48-Pin 7 X 7 QFN (RGZ)

⁽¹⁾The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).

The SN65MLVD048 is a quad-channel M-LVDS receiver. This device is designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which is optimized to operate at signaling rates up to 250Mbps. Each receiver channel is controlled by a receive enable ( RE). When RE = low, the corresponding channel is enabled; when RE = high, the corresponding channel is disabled.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers have thresholds centered about zero with 25mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.

The devices are characterized for operation from –40°C to 85°C.

The SN65MLVD048 is a quad-channel M-LVDS receiver. This device is designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which is optimized to operate at signaling rates up to 250Mbps. Each receiver channel is controlled by a receive enable ( RE). When RE = low, the corresponding channel is enabled; when RE = high, the corresponding channel is disabled.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers have thresholds centered about zero with 25mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.

The devices are characterized for operation from –40°C to 85°C.

filter

Andere LVDS-, M-LVDS- und PECL-ICs suchen

Herunterladen Video mit Transkript ansehen Video

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

SN65MLVD048 IBIS Model

SLLM148.ZIP (65 KB) - IBIS Model

Herunterladen

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)

Anfordern

Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)

Benutzerhandbuch: PDF

View Options

Gehäuse	Pins	CAD-Symbole, Footprints und 3D-Modelle
VQFN (RGZ)	48	Ultra Librarian

Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

	Typ	Titel		Datum
*	Data sheet	SN65MLVD048 Quad Channel M-LVDS Receivers datasheet (Rev. A)	PDF \| HTML	05 Mär 2024
	Application note	An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C)	PDF \| HTML	22 Jun 2023
	Application brief	How Far, How Fast Can You Operate MLVDS?		06 Aug 2018
	Application note	SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A)		20 Nov 2001

SN65MLVD048

4-Kanal M-LVDS-Empfänger

SN65MLVD048

Produktdetails

Ähnliche Produkte, die für Sie interessant sein könnten

Ähnliche Funktionalität wie verglichener Baustein

Technische Dokumentation

Design und Entwicklung

SN65MLVD048 IBIS Model

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Videoreihe

Videos