Inicio Microcontroladores (MCU) y procesadores Microprocesadores y DSP SoC de redes industriales y multimedia
Inicio
Microcontroladores (MCU) y procesadores
Microprocesadores y DSP
SoC de redes industriales y multimedia

OMAPL137-HT

ACTIVO

DSP de punto flotante C674x de alta temperatura y baja potencia + procesador Arm - hasta 456 MHz

Haga su pedido ahora
Hoja de datos
Errata

OMAPL137-HT

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

CPU 1 Arm9 Frequency (MHz) 300 Coprocessors C674x DSP Display type 1 LCD Protocols Ethernet Hardware accelerators Industrial communications subsystem, Programable real-time unit Operating system Linux, RTOS Security Device attestation & anti-counterfeit, Secure storage Rating High Temp Power supply solution TPS65910 Operating temperature range (°C) -55 to 175
CPU 1 Arm9 Frequency (MHz) 300 Coprocessors C674x DSP Display type 1 LCD Protocols Ethernet Hardware accelerators Industrial communications subsystem, Programable real-time unit Operating system Linux, RTOS Security Device attestation & anti-counterfeit, Secure storage Rating High Temp Power supply solution TPS65910 Operating temperature range (°C) -55 to 175
DIESALE (KGD) — See data sheet HLQFP (PTP) 176 676 mm² 26 x 26
  • Highlights
    • Dual Core SoC300-MHz ARM926EJ-S RISC MPU300-MHz C674x™ VLIW DSP
    • TMS320C674x Fixed/Floating-Point VLIW DSP Core
    • Enhanced Direct-Memory-Access Controller 3 (EDMA3)
    • 128K-Byte RAM Shared Memory
    • Two External Memory Interfaces
    • Two External Memory Interfaces Modules
    • LCD Controller
    • Two Serial Peripheral Interfaces (SPI)
    • Multimedia Card (MMC)/Secure Digital (SD)
    • Two Master/Slave Inter-Integrated Circuit
    • One Host-Port Interface (HPI)
    • USB 1.1 OHCI (Host) With Integrated PHY (USB1)
  • Applications
    • Industrial Diagnostics
    • Test and measurement
    • Military Sonar/Radar
    • Medical measurement
    • Professional Audio
    • Down Hole Industry
  • Software Support
    • TI DSP/BIOS
    • Chip Support Library and DSP Library
  • ARM926EJ-S Core
    • 32-Bit and 16-Bit (Thumb®) Instructions
    • DSP Instruction Extensions
    • Single Cycle MAC
    • ARM Jazelle Technology
    • EmbeddedICE-RT for Real-Time Debug
  • ARM9 Memory Architecture
  • C674x Instruction Set Features
    • Superset of the C67x+ and C64x+ ISAs
    • Up to 3648/2736 C674x MIPS/MFLOPS
    • Byte-Addressable (8-/16-/32-/64-Bit Data)
    • 8-Bit Overflow Protection
    • Bit-Field Extract, Set, Clear
    • Normalization, Saturation, Bit-Counting
    • Compact 16-Bit Instructions
  • C674x Two Level Cache Memory Architecture
    • 32K-Byte L1P Program RAM/Cache
    • 32K-Byte L1D Data RAM/Cache
    • 256K-Byte L2 Unified Mapped RAM/Cache
    • Flexible RAM/Cache Partition (L1 and L2)
    • 1024KB L2 ROM
  • Enhanced Direct-Memory-Access Controller 3 (EDMA3):
    • 2 Transfer Controllers
    • 32 Independent DMA Channels
    • 8 Quick DMA Channels
    • Programmable Transfer Burst Size
  • TMS320C674x™ Fixed/Floating-Point VLIW DSP Core
    • Load-Store Architecture With Non-Aligned Support
    • 64 General-Purpose Registers (32 Bit)
    • Six ALU (32-/40-Bit) Functional Units
      • Supports 32-Bit Integer, SP (IEEE Single Precision/32-Bit) and
        DP (IEEE Double Precision/64-Bit) Floating Point
      • Supports up to Four SP Additions Per Clock, Four DP Additions
        Every 2 Clocks
      • Supports up to Two Floating Point (SP or DP) Approximate Reciprocal
        or Square Root Operations Per Cycle
    • Two Multiply Functional Units
      • Mixed-Precision IEEE Floating Point Multiply Supported up to:
        • 2 SP × SP > SP Per Clock
        • 2 SP × SP > DP Every Two Clocks
        • 2 SP × DP > DP Every Three Clocks
        • 2 DP × DP > DP Every Four Clocks
        • Fixed Point Multiply Supports Two 32 × 32-Bit Multiplies,
          Four 16 × 16-Bit Multiplies, or Eight 8 × 8-Bit Multiplies
          per Clock Cycle, and Complex Multiples
      • Instruction Packing Reduces Code Size
      • All Instructions Conditional
      • Hardware Support for Modulo Loop Operation
      • Protected Mode Operation
      • Exceptions Support for Error Detection and Program Redirection
    • 128K-Byte RAM Shared Memory
    • 3.3V LVCMOS IOs (except for USB interfaces)
    • Two External Memory Interfaces:
      • EMIFA
        • NOR (8-/16-Bit-Wide Data)
        • NAND (8-/16-Bit-Wide Data)
        • 16-Bit SDRAM With 128MB Address Space
      • EMIFB
        • 32-Bit or 16-Bit SDRAM With 256MB Address Space
    • Three Configurable 16550 type UART Modules:
      • UART0 With Modem Control Signals
      • Autoflow control signals (CTS, RTS) on UART0 only
      • 16-byte FIFO
      • 16x or 13x Oversampling Option
    • LCD Controller
    • Two Serial Peripheral Interfaces (SPI) Each With One Chip-Select
    • Multimedia Card (MMC)/Secure Digital (SD) Card Interface with Secure Data I/O (SDIO)
    • Two Master/Slave Inter-Integrated Circuit (I2CBus™)
    • One Host-Port Interface (HPI) With 16-Bit-Wide Muxed Address/Data Bus For High Bandwidth
    • Programmable Real-Time Unit Subsystem (PRUSS)
      • Two Independent Programmable Realtime Unit (PRU) Cores
        • 32-Bit Load/Store RISC architecture
        • 4K Byte instruction RAM per core
        • 512 Bytes data RAM per core
        • PRU Subsystem (PRUSS) can be disabled via software to save power
      • Standard Power Management Mechanism
        • Clock Gating
        • Entire Subsystem Under a Single PSC Clock Gating Domain
        • Dedicated Interrupt Controller
        • Dedicated Switched Central Resource
      • USB 1.1 OHCI (Host) With Integrated PHY (USB1)
      • USB 2.0 OTG Port With Integrated PHY (USB0):
        • USB 2.0 High-/Full-Speed Client
        • USB 2.0 High-/Full-/Low-Speed Host
        • End Point 0 (Control)
        • End Points 1,2,3,4 (Control, Bulk, Interrupt or ISOC) Rx and Tx
      • Three Multichannel Audio Serial Ports:
        • Six Clock Zones and 28 Serial Data Pins
        • Supports TDM, I2S, and Similar Formats
        • DIT-Capable (McASP2)
        • FIFO buffers for Transmit and Receive
      • 10/100 Mb/s Ethernet MAC (EMAC):
        • IEEE 802.3 Compliant (3.3-V I/O Only)
        • RMII Media Independent Interface
        • Management Data I/O (MDIO) Module
      • Real-Time Clock With 32 KHz Oscillator and Separate Power Rail
      • Crystal oscillators not validated beyond 125°C. Recommend use of external oscillator.
      • One 64-Bit General-Purpose Timer (Configurable as Two 32-Bit Timers)
      • One 64-Bit General-Purpose Timer/Watchdog Timer (Configurable as Two 32-bit
        General-Purpose Timers)
      • Three Enhanced Pulse Width Modulators (eHRPWM):
        • Dedicated 16-Bit Time-Base Counter With Period And Frequency Control
        • 6 Single Edge, 6 Dual Edge Symmetric or 3 Dual Edge Asymmetric Outputs
        • Dead-Band Generation
        • PWM Chopping by High-Frequency Carrier
        • Trip Zone Input
      • Three 32-Bit Enhanced Capture Modules (eCAP):
        • Configurable as 3 Capture Inputs or 3 Auxiliary Pulse Width Modulator (APWM) outputs
        • Single Shot Capture of up to Four Event Time-Stamps
      • Two 32-Bit Enhanced Quadrature Encoder Pulse Modules (eQEP)
      • 176-pin PowerPADTM Plastic Quad Flat Pack [PTP suffix], 0.5-mm Pin Pitch
      • High Temperature (175°C) Application
      • Texas Instruments High Temperature Products Use Highly Optimized Silicon Solutions with
        Design and Process Enhancements to Maximize Performance over Extended Temperatures.
        All Devices are Characterized and Qualified for 1000 Hours Continuous Operating Life
        at Maximum Rated Temperature
      • Community Resources
        • TI E2E Community
        • TI Embedded Processors Wiki
  • Highlights
    • Dual Core SoC300-MHz ARM926EJ-S RISC MPU300-MHz C674x™ VLIW DSP
    • TMS320C674x Fixed/Floating-Point VLIW DSP Core
    • Enhanced Direct-Memory-Access Controller 3 (EDMA3)
    • 128K-Byte RAM Shared Memory
    • Two External Memory Interfaces
    • Two External Memory Interfaces Modules
    • LCD Controller
    • Two Serial Peripheral Interfaces (SPI)
    • Multimedia Card (MMC)/Secure Digital (SD)
    • Two Master/Slave Inter-Integrated Circuit
    • One Host-Port Interface (HPI)
    • USB 1.1 OHCI (Host) With Integrated PHY (USB1)
  • Applications
    • Industrial Diagnostics
    • Test and measurement
    • Military Sonar/Radar
    • Medical measurement
    • Professional Audio
    • Down Hole Industry
  • Software Support
    • TI DSP/BIOS
    • Chip Support Library and DSP Library
  • ARM926EJ-S Core
    • 32-Bit and 16-Bit (Thumb®) Instructions
    • DSP Instruction Extensions
    • Single Cycle MAC
    • ARM Jazelle Technology
    • EmbeddedICE-RT for Real-Time Debug
  • ARM9 Memory Architecture
  • C674x Instruction Set Features
    • Superset of the C67x+ and C64x+ ISAs
    • Up to 3648/2736 C674x MIPS/MFLOPS
    • Byte-Addressable (8-/16-/32-/64-Bit Data)
    • 8-Bit Overflow Protection
    • Bit-Field Extract, Set, Clear
    • Normalization, Saturation, Bit-Counting
    • Compact 16-Bit Instructions
  • C674x Two Level Cache Memory Architecture
    • 32K-Byte L1P Program RAM/Cache
    • 32K-Byte L1D Data RAM/Cache
    • 256K-Byte L2 Unified Mapped RAM/Cache
    • Flexible RAM/Cache Partition (L1 and L2)
    • 1024KB L2 ROM
  • Enhanced Direct-Memory-Access Controller 3 (EDMA3):
    • 2 Transfer Controllers
    • 32 Independent DMA Channels
    • 8 Quick DMA Channels
    • Programmable Transfer Burst Size
  • TMS320C674x™ Fixed/Floating-Point VLIW DSP Core
    • Load-Store Architecture With Non-Aligned Support
    • 64 General-Purpose Registers (32 Bit)
    • Six ALU (32-/40-Bit) Functional Units
      • Supports 32-Bit Integer, SP (IEEE Single Precision/32-Bit) and
        DP (IEEE Double Precision/64-Bit) Floating Point
      • Supports up to Four SP Additions Per Clock, Four DP Additions
        Every 2 Clocks
      • Supports up to Two Floating Point (SP or DP) Approximate Reciprocal
        or Square Root Operations Per Cycle
    • Two Multiply Functional Units
      • Mixed-Precision IEEE Floating Point Multiply Supported up to:
        • 2 SP × SP > SP Per Clock
        • 2 SP × SP > DP Every Two Clocks
        • 2 SP × DP > DP Every Three Clocks
        • 2 DP × DP > DP Every Four Clocks
        • Fixed Point Multiply Supports Two 32 × 32-Bit Multiplies,
          Four 16 × 16-Bit Multiplies, or Eight 8 × 8-Bit Multiplies
          per Clock Cycle, and Complex Multiples
      • Instruction Packing Reduces Code Size
      • All Instructions Conditional
      • Hardware Support for Modulo Loop Operation
      • Protected Mode Operation
      • Exceptions Support for Error Detection and Program Redirection
    • 128K-Byte RAM Shared Memory
    • 3.3V LVCMOS IOs (except for USB interfaces)
    • Two External Memory Interfaces:
      • EMIFA
        • NOR (8-/16-Bit-Wide Data)
        • NAND (8-/16-Bit-Wide Data)
        • 16-Bit SDRAM With 128MB Address Space
      • EMIFB
        • 32-Bit or 16-Bit SDRAM With 256MB Address Space
    • Three Configurable 16550 type UART Modules:
      • UART0 With Modem Control Signals
      • Autoflow control signals (CTS, RTS) on UART0 only
      • 16-byte FIFO
      • 16x or 13x Oversampling Option
    • LCD Controller
    • Two Serial Peripheral Interfaces (SPI) Each With One Chip-Select
    • Multimedia Card (MMC)/Secure Digital (SD) Card Interface with Secure Data I/O (SDIO)
    • Two Master/Slave Inter-Integrated Circuit (I2CBus™)
    • One Host-Port Interface (HPI) With 16-Bit-Wide Muxed Address/Data Bus For High Bandwidth
    • Programmable Real-Time Unit Subsystem (PRUSS)
      • Two Independent Programmable Realtime Unit (PRU) Cores
        • 32-Bit Load/Store RISC architecture
        • 4K Byte instruction RAM per core
        • 512 Bytes data RAM per core
        • PRU Subsystem (PRUSS) can be disabled via software to save power
      • Standard Power Management Mechanism
        • Clock Gating
        • Entire Subsystem Under a Single PSC Clock Gating Domain
        • Dedicated Interrupt Controller
        • Dedicated Switched Central Resource
      • USB 1.1 OHCI (Host) With Integrated PHY (USB1)
      • USB 2.0 OTG Port With Integrated PHY (USB0):
        • USB 2.0 High-/Full-Speed Client
        • USB 2.0 High-/Full-/Low-Speed Host
        • End Point 0 (Control)
        • End Points 1,2,3,4 (Control, Bulk, Interrupt or ISOC) Rx and Tx
      • Three Multichannel Audio Serial Ports:
        • Six Clock Zones and 28 Serial Data Pins
        • Supports TDM, I2S, and Similar Formats
        • DIT-Capable (McASP2)
        • FIFO buffers for Transmit and Receive
      • 10/100 Mb/s Ethernet MAC (EMAC):
        • IEEE 802.3 Compliant (3.3-V I/O Only)
        • RMII Media Independent Interface
        • Management Data I/O (MDIO) Module
      • Real-Time Clock With 32 KHz Oscillator and Separate Power Rail
      • Crystal oscillators not validated beyond 125°C. Recommend use of external oscillator.
      • One 64-Bit General-Purpose Timer (Configurable as Two 32-Bit Timers)
      • One 64-Bit General-Purpose Timer/Watchdog Timer (Configurable as Two 32-bit
        General-Purpose Timers)
      • Three Enhanced Pulse Width Modulators (eHRPWM):
        • Dedicated 16-Bit Time-Base Counter With Period And Frequency Control
        • 6 Single Edge, 6 Dual Edge Symmetric or 3 Dual Edge Asymmetric Outputs
        • Dead-Band Generation
        • PWM Chopping by High-Frequency Carrier
        • Trip Zone Input
      • Three 32-Bit Enhanced Capture Modules (eCAP):
        • Configurable as 3 Capture Inputs or 3 Auxiliary Pulse Width Modulator (APWM) outputs
        • Single Shot Capture of up to Four Event Time-Stamps
      • Two 32-Bit Enhanced Quadrature Encoder Pulse Modules (eQEP)
      • 176-pin PowerPADTM Plastic Quad Flat Pack [PTP suffix], 0.5-mm Pin Pitch
      • High Temperature (175°C) Application
      • Texas Instruments High Temperature Products Use Highly Optimized Silicon Solutions with
        Design and Process Enhancements to Maximize Performance over Extended Temperatures.
        All Devices are Characterized and Qualified for 1000 Hours Continuous Operating Life
        at Maximum Rated Temperature
      • Community Resources
        • TI E2E Community
        • TI Embedded Processors Wiki

The OMAPL137 is a low-power applications processor based on an ARM926EJ-S and a C674x DSP core. It consumes significantly lower power than other members of the TMS320C6000 platform of DSPs.

The OMAPL137 enables OEMs and ODMs to quickly bring to market devices featuring robust operating systems support, rich user interfaces, and high processing performance life through the maximum flexibility of a fully integrated mixed processor solution.

The dual-core architecture of the OMAPL137 provides benefits of both DSP and Reduced Instruction Set Computer (RISC) technologies, incorporating a high-performance TMS320C674x DSP core and an ARM926EJ-S core.

The ARM926EJ-S is a 32-bit RISC processor core that performs 32-bit or 16-bit instructions and processes 32-bit, 16-bit, or 8-bit data. The core uses pipelining so that all parts of the processor and memory system can operate continuously.

The ARM core has a coprocessor 15 (CP15), protection module, and Data and program Memory Management Units (MMUs) with table look-aside buffers. It has separate 16K-byte instruction and 16Kbyte data caches. Both are four-way associative with virtual index virtual tag (VIVT). The ARM core also has a 8KB RAM (Vector Table) and 64KB ROM.

The OMAPL137 DSP core uses a two-level cache-based architecture. The Level 1 program cache (L1P) is a 32KB direct mapped cache and the Level 1 data cache (L1D) is a 32KB 2-way set-associative cache. The Level 2 program cache (L2P) consists of a 256KB memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. Although the DSP L2 is accessible by ARM and other hosts in the system, an additional 128KB RAM shared memory is available for use by other hosts without affecting DSP performance.

The peripheral set includes: a 10/100 Mb/s Ethernet MAC (EMAC) with a Management Data Input/Output (MDIO) module; two inter-integrated circuit (I2C) bus interfaces; 3 multichannel audio serial ports (McASP) with 16/12/4 serializers and FIFO buffers; 2 64-bit general-purpose timers each configurable (one configurable as watchdog); a configurable 16-bit host port interface (HPI) ; up to 8 banks of 16 pins of general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals; 3 UART interfaces (one with RTS and CTS); 3 enhanced high-resolution pulse width modulator (eHRPWM) peripherals; 3 32-bit enhanced capture (eCAP) module peripherals which can be configured as 3 capture inputs or 3 auxiliary pulse width modulator (APWM) outputs; 2 32-bit enhanced quadrature pulse (eQEP) peripherals; and 2 external memory interfaces: an asynchronous and SDRAM external memory interface (EMIFA) for slower memories or peripherals, and a higher speed memory interface (EMIFB) for SDRAM.

The Ethernet Media Access Controller (EMAC) provides an efficient interface between the OMAP-L137 and the network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex mode. Additionally an Management Data Input/Output (MDIO) interface is available for PHY configuration.

The HPI, I2C, SPI, USB1.1 and USB2.0 ports allow the device to easily control peripheral devices and/or communicate with host processors.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each of the peripherals, see the related sections later in this document and the associated peripheral reference guides.

The device has a complete set of development tools for both the ARM and DSP. These include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Windows® debugger interface for visibility into source code execution.

The OMAPL137 is a low-power applications processor based on an ARM926EJ-S and a C674x DSP core. It consumes significantly lower power than other members of the TMS320C6000 platform of DSPs.

The OMAPL137 enables OEMs and ODMs to quickly bring to market devices featuring robust operating systems support, rich user interfaces, and high processing performance life through the maximum flexibility of a fully integrated mixed processor solution.

The dual-core architecture of the OMAPL137 provides benefits of both DSP and Reduced Instruction Set Computer (RISC) technologies, incorporating a high-performance TMS320C674x DSP core and an ARM926EJ-S core.

The ARM926EJ-S is a 32-bit RISC processor core that performs 32-bit or 16-bit instructions and processes 32-bit, 16-bit, or 8-bit data. The core uses pipelining so that all parts of the processor and memory system can operate continuously.

The ARM core has a coprocessor 15 (CP15), protection module, and Data and program Memory Management Units (MMUs) with table look-aside buffers. It has separate 16K-byte instruction and 16Kbyte data caches. Both are four-way associative with virtual index virtual tag (VIVT). The ARM core also has a 8KB RAM (Vector Table) and 64KB ROM.

The OMAPL137 DSP core uses a two-level cache-based architecture. The Level 1 program cache (L1P) is a 32KB direct mapped cache and the Level 1 data cache (L1D) is a 32KB 2-way set-associative cache. The Level 2 program cache (L2P) consists of a 256KB memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. Although the DSP L2 is accessible by ARM and other hosts in the system, an additional 128KB RAM shared memory is available for use by other hosts without affecting DSP performance.

The peripheral set includes: a 10/100 Mb/s Ethernet MAC (EMAC) with a Management Data Input/Output (MDIO) module; two inter-integrated circuit (I2C) bus interfaces; 3 multichannel audio serial ports (McASP) with 16/12/4 serializers and FIFO buffers; 2 64-bit general-purpose timers each configurable (one configurable as watchdog); a configurable 16-bit host port interface (HPI) ; up to 8 banks of 16 pins of general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals; 3 UART interfaces (one with RTS and CTS); 3 enhanced high-resolution pulse width modulator (eHRPWM) peripherals; 3 32-bit enhanced capture (eCAP) module peripherals which can be configured as 3 capture inputs or 3 auxiliary pulse width modulator (APWM) outputs; 2 32-bit enhanced quadrature pulse (eQEP) peripherals; and 2 external memory interfaces: an asynchronous and SDRAM external memory interface (EMIFA) for slower memories or peripherals, and a higher speed memory interface (EMIFB) for SDRAM.

The Ethernet Media Access Controller (EMAC) provides an efficient interface between the OMAP-L137 and the network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex mode. Additionally an Management Data Input/Output (MDIO) interface is available for PHY configuration.

The HPI, I2C, SPI, USB1.1 and USB2.0 ports allow the device to easily control peripheral devices and/or communicate with host processors.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each of the peripherals, see the related sections later in this document and the associated peripheral reference guides.

The device has a complete set of development tools for both the ARM and DSP. These include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Windows® debugger interface for visibility into source code execution.
filter Buscar otro/a SoC de redes industriales y multimedia
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 7
Tipo Título Fecha
* Data sheet Low-Power Applications Processor datasheet (Rev. B) 08 feb 2013
* Errata OMAP-L137 C6000 DSP+ARM Processor Errata (Silicon Revs 3.0, 2.1, 2.0, 1.1 & 1.0) (Rev. I) 17 jun 2014
* Radiation & reliability report OMAPL137PTPH Reliability Report (Rev. A) 17 ago 2012
Application note Processor SDK RTOS Audio Benchmark Starter Kit 12 abr 2017
User guide OMAP-L137 C6000 DSP+ARM Processor Technical Reference Manual (Rev. D) 21 sep 2016
Application note Introduction to TMS320C6000 DSP Optimization 06 oct 2011
White paper Software and Hardware Design Challenges Due to Dynamic Raw NAND Market 19 may 2011

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Sonda de depuración

TMDSEMU200-U — Sonda de depuración XDS200 USB

El XDS200 es una sonda de depuración (emulador) que se utiliza para depurar dispositivos integrados de TI. Para la mayoría de los dispositivos, se recomienda utilizar el XDS110 (www.ti.com/tool/TMDSEMU110-U), que es más nuevo y de menor costo. El XDS200 es compatible con una amplia variedad de (...)

No disponible en TI.com
Sonda de depuración

TMDSEMU560V2STM-U — Sonda de depuración USB de seguimiento del sistema XDS560v2

The XDS560v2 is the highest performance of the XDS560™ family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7).  Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors (...)

No disponible en TI.com
Sonda de depuración

TMDSEMU560V2STM-UE — Sonda de depuración USB y ethernet de seguimiento del sistema XDS560v2

The XDS560v2 is the highest performance of the XDS560™ family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7). Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors (...)

No disponible en TI.com
Controlador o biblioteca

C64X-DSPLIB — Download TMS320C64x DSP Library

TMS320C6000 Digital Signal Processor Library (DSPLIB) is a platform-optimized DSP function library for C programmers. It includes C-callable, general-purpose signal-processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
SoC del procesador de señal digital (DSP) de radar y audio
  • SM320C6201-EP — DSP de punto fijo C6201 de producto mejorado
  • SM320C6415-EP — DSP de punto fijo C6415 de producto mejorado
  • SM320C6424-EP — DSP de punto fijo C6424 de producto mejorado
  • SM320C6455-EP — DSP de punto fijo C6455 de producto mejorado
  • SM320C6472-HIREL — DSP de punto fijo C6472 de 6 núcleos de producto de alta confiabilidad
  • SM320C6678-HIREL — DSP de punto flotante y fijo C6678 de 8 núcleos de alto rendimiento y de producto de alta confiabili
  • SM320C6701 — DSP de punto flotante C67x de núcleo único para aplicaciones militares, de hasta 167 MHz
  • SM320C6701-EP — DSP de punto flotante C6701 de producto mejorado
  • SM320C6711D-EP — DSP de punto flotante C6711D de producto mejorado
  • SM320C6712D-EP — DSP C6712D de producto mejorado
  • SM320C6713B-EP — DSP de punto flotante C6713 de producto mejorado
  • SM320C6727B — DSP de punto flotante de calidad militar C6727B
  • SM320C6727B-EP — DSP de punto flotante C6727 de producto mejorado
  • SMJ320C6201B — Procesador de señal digital de punto fijo, de calidad militar
  • SMJ320C6203 — DSP de punto fijo de calidad militar C62x: encapsulado cerámico
  • SMJ320C6415 — DSP de punto fijo de calidad militar C64x: encapsulado cerámico
  • SMJ320C6701 — DSP de punto flotante de calidad militar C67x: encapsulado cerámico
  • SMJ320C6701-SP — DSP de punto flotante C6701 grado espacial, clase V tolerante a la radiación con encapsulado cerámic
  • SMV320C6727B-SP — DSP de punto flotante C6727B grado espacial, clase V tolerante a la radiación con paquete cerámico
  • TMS320C6202B — DSP de punto fijo C62x de hasta 300 MHz y 384 KB
  • TMS320C6203B — Procesador de señal digital (DSP) de punto fijo C62x de hasta 300 MHz y 896 KB
  • TMS320C6204 — Procesador de señal digital de punto fijo
  • TMS320C6205 — Procesador de señal digital de punto fijo
  • TMS320C6211B — DSP de punto fijo C62x de hasta 167 MHz
  • TMS320C6421Q — DSP de punto fijo C64x+ de hasta 600 MHz, EMIFA de 8 bits y DDR2 de 16 bits
  • TMS320C6424Q — DSP de punto fijo C64x+ de hasta 600 MHz, EMIFA de 16/8 bits y DDR2 de 32/16 bits
  • TMS320C6452 — DSP de punto fijo C64x+ de hasta 900 MHz, con Ethernet de 1 Gbps
  • TMS320C6454 — DSP de punto fijo C64x+ de hasta 1 GHz, con EMIFA de 64 bits, DDR2 de 32/16 bits y Ethernet de 1 Gbp
  • TMS320C6455 — Procesador de señal digital (DSP) de punto fijo C64x+ de hasta 1.2 GHz, interfaz de memoria externa
  • TMS320C6457 — Procesador de señal digital de infraestructura de comunicaciones
  • TMS320C6701 — DSP de punto flotante C67x de hasta 167 MHz, con McBSP
  • TMS320C6711D — DSP de punto flotante C67x de hasta 250MHz, con McBSP y EMIFA de 32 bits
  • TMS320C6712D — DSP de punto flotante C67x de hasta 150MHz, con McBSP y EMIFA de 16 bits
  • TMS320C6720 — DSP de punto flotante C67x de hasta 200 MHz, con McASP y EMIFA de 16 bits
  • TMS320C6722B — DSP de punto flotante C67x de hasta 250 MHz, con McASP y EMIFA de 16 bits
  • TMS320C6726B — DSP de punto flotante C67x de hasta 266 MHz, con McASP y EMIFA de 16 bits
  • TMS320C6727 — DSP de punto flotante C67x de hasta 250 MHz, con McASP y EMIFA de 32 bits
  • TMS320C6727B — DSP de punto flotante C67x de hasta 350 MHz, con McASP y EMIFA de 32 bits
  • TMS320C6743 — DSP de punto flotante C674x de 375 MHz y baja potencia
  • TMS320C6745 — DSP de punto flotante C674x de 456 MHz y baja potencia, con QFP
  • TMS320C6747 — DSP de punto flotante C674x de 456 MHz y baja potencia, con PBGA
  • TMS320DM8127 — Procesador de medios digitales DaVinci
SoC de redes industriales y multimedia
  • OMAPL137-HT — DSP de punto flotante C674x de alta temperatura y baja potencia + procesador Arm - hasta 456 MHz
  • OMAPL138B-EP — Producto mejorado, DSP de punto flotante C674x, de baja potencia + procesador Arm9 - 345 MHz
Descargar
Controlador o biblioteca

C67X-DSPLIB — Download TMS320C67x DSP Library

TMS320C6000 Digital Signal Processor Library (DSPLIB) is a platform-optimized DSP function library for C programmers. It includes C-callable, general-purpose signal-processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
SoC del procesador de señal digital (DSP) de radar y audio
  • SM320C6201-EP — DSP de punto fijo C6201 de producto mejorado
  • SM320C6415-EP — DSP de punto fijo C6415 de producto mejorado
  • SM320C6424-EP — DSP de punto fijo C6424 de producto mejorado
  • SM320C6455-EP — DSP de punto fijo C6455 de producto mejorado
  • SM320C6472-HIREL — DSP de punto fijo C6472 de 6 núcleos de producto de alta confiabilidad
  • SM320C6678-HIREL — DSP de punto flotante y fijo C6678 de 8 núcleos de alto rendimiento y de producto de alta confiabili
  • SM320C6701 — DSP de punto flotante C67x de núcleo único para aplicaciones militares, de hasta 167 MHz
  • SM320C6701-EP — DSP de punto flotante C6701 de producto mejorado
  • SM320C6711D-EP — DSP de punto flotante C6711D de producto mejorado
  • SM320C6712D-EP — DSP C6712D de producto mejorado
  • SM320C6713B-EP — DSP de punto flotante C6713 de producto mejorado
  • SM320C6727B — DSP de punto flotante de calidad militar C6727B
  • SM320C6727B-EP — DSP de punto flotante C6727 de producto mejorado
  • SMJ320C6201B — Procesador de señal digital de punto fijo, de calidad militar
  • SMJ320C6203 — DSP de punto fijo de calidad militar C62x: encapsulado cerámico
  • SMJ320C6415 — DSP de punto fijo de calidad militar C64x: encapsulado cerámico
  • SMJ320C6701 — DSP de punto flotante de calidad militar C67x: encapsulado cerámico
  • SMJ320C6701-SP — DSP de punto flotante C6701 grado espacial, clase V tolerante a la radiación con encapsulado cerámic
  • SMV320C6727B-SP — DSP de punto flotante C6727B grado espacial, clase V tolerante a la radiación con paquete cerámico
  • TMS320C6202B — DSP de punto fijo C62x de hasta 300 MHz y 384 KB
  • TMS320C6203B — Procesador de señal digital (DSP) de punto fijo C62x de hasta 300 MHz y 896 KB
  • TMS320C6204 — Procesador de señal digital de punto fijo
  • TMS320C6205 — Procesador de señal digital de punto fijo
  • TMS320C6211B — DSP de punto fijo C62x de hasta 167 MHz
  • TMS320C6421Q — DSP de punto fijo C64x+ de hasta 600 MHz, EMIFA de 8 bits y DDR2 de 16 bits
  • TMS320C6424Q — DSP de punto fijo C64x+ de hasta 600 MHz, EMIFA de 16/8 bits y DDR2 de 32/16 bits
  • TMS320C6452 — DSP de punto fijo C64x+ de hasta 900 MHz, con Ethernet de 1 Gbps
  • TMS320C6454 — DSP de punto fijo C64x+ de hasta 1 GHz, con EMIFA de 64 bits, DDR2 de 32/16 bits y Ethernet de 1 Gbp
  • TMS320C6455 — Procesador de señal digital (DSP) de punto fijo C64x+ de hasta 1.2 GHz, interfaz de memoria externa
  • TMS320C6457 — Procesador de señal digital de infraestructura de comunicaciones
  • TMS320C6701 — DSP de punto flotante C67x de hasta 167 MHz, con McBSP
  • TMS320C6711D — DSP de punto flotante C67x de hasta 250MHz, con McBSP y EMIFA de 32 bits
  • TMS320C6712D — DSP de punto flotante C67x de hasta 150MHz, con McBSP y EMIFA de 16 bits
  • TMS320C6720 — DSP de punto flotante C67x de hasta 200 MHz, con McASP y EMIFA de 16 bits
  • TMS320C6722B — DSP de punto flotante C67x de hasta 250 MHz, con McASP y EMIFA de 16 bits
  • TMS320C6726B — DSP de punto flotante C67x de hasta 266 MHz, con McASP y EMIFA de 16 bits
  • TMS320C6727 — DSP de punto flotante C67x de hasta 250 MHz, con McASP y EMIFA de 32 bits
  • TMS320C6727B — DSP de punto flotante C67x de hasta 350 MHz, con McASP y EMIFA de 32 bits
  • TMS320C6743 — DSP de punto flotante C674x de 375 MHz y baja potencia
  • TMS320C6745 — DSP de punto flotante C674x de 456 MHz y baja potencia, con QFP
  • TMS320C6747 — DSP de punto flotante C674x de 456 MHz y baja potencia, con PBGA
  • TMS320DM8127 — Procesador de medios digitales DaVinci
SoC de redes industriales y multimedia
  • OMAPL137-HT — DSP de punto flotante C674x de alta temperatura y baja potencia + procesador Arm - hasta 456 MHz
  • OMAPL138B-EP — Producto mejorado, DSP de punto flotante C674x, de baja potencia + procesador Arm9 - 345 MHz
Descargar
Controlador o biblioteca

C67X-MATHLIB — DSP Math Library for C67x Floating Point Devices

The Texas Instruments math library is an optimized floating-point math function library for C programmers using TI floating point devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed is critical. By using these routines instead (...)
Productos y hardware compatibles

Productos y hardware compatibles

Productos
SoC del procesador de señal digital (DSP) de radar y audio
  • DM505 — SOC para análisis de visión en paquete de 15 mm
  • SM320C6678-HIREL — DSP de punto flotante y fijo C6678 de 8 núcleos de alto rendimiento y de producto de alta confiabili
  • SM320C6727B — DSP de punto flotante de calidad militar C6727B
  • SM320C6727B-EP — DSP de punto flotante C6727 de producto mejorado
  • SMV320C6727B-SP — DSP de punto flotante C6727B grado espacial, clase V tolerante a la radiación con paquete cerámico
  • TMS320C6701 — DSP de punto flotante C67x de hasta 167 MHz, con McBSP
  • TMS320C6711D — DSP de punto flotante C67x de hasta 250MHz, con McBSP y EMIFA de 32 bits
  • TMS320C6712D — DSP de punto flotante C67x de hasta 150MHz, con McBSP y EMIFA de 16 bits
  • TMS320C6720 — DSP de punto flotante C67x de hasta 200 MHz, con McASP y EMIFA de 16 bits
  • TMS320C6722B — DSP de punto flotante C67x de hasta 250 MHz, con McASP y EMIFA de 16 bits
  • TMS320C6726B — DSP de punto flotante C67x de hasta 266 MHz, con McASP y EMIFA de 16 bits
  • TMS320C6727 — DSP de punto flotante C67x de hasta 250 MHz, con McASP y EMIFA de 32 bits
  • TMS320C6727B — DSP de punto flotante C67x de hasta 350 MHz, con McASP y EMIFA de 32 bits
  • TMS320C6743 — DSP de punto flotante C674x de 375 MHz y baja potencia
  • TMS320C6745 — DSP de punto flotante C674x de 456 MHz y baja potencia, con QFP
  • TMS320C6747 — DSP de punto flotante C674x de 456 MHz y baja potencia, con PBGA
SoC de redes industriales y multimedia
  • OMAPL137-HT — DSP de punto flotante C674x de alta temperatura y baja potencia + procesador Arm - hasta 456 MHz
  • OMAPL138B-EP — Producto mejorado, DSP de punto flotante C674x, de baja potencia + procesador Arm9 - 345 MHz
Opciones de descarga
IDE, configuración, compilador o depurador

CCSTUDIO — Code Composer Studio™ integrated development environment (IDE)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It is comprised of a rich suite of tools used to build, debug, analyze and optimize embedded applications. Code Composer Studio is available across Windows®, Linux® and macOS® platforms.

(...)

Productos y hardware compatibles

Productos y hardware compatibles

Este recurso de diseño es compatible con la mayoría de los productos de estas categorías.

Revise la página de detalles del producto para verificar la compatibilidad.
Iniciar Opciones de descarga
Códec de software

C66XCODECSPCH — C66x Speech Codecs - Software and Documentation

TI codecs are free, come with production licensing and are available for download now. All are production-tested for easy integration into video and voice applications. In many cases, the C64x+ codecs are provided and validated for C66x platforms. Datasheets and Release Notes are on the download (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
SoC del procesador de señal digital (DSP) de radar y audio
  • DM505 — SOC para análisis de visión en paquete de 15 mm
  • SM320C6678-HIREL — DSP de punto flotante y fijo C6678 de 8 núcleos de alto rendimiento y de producto de alta confiabili
SoC de redes industriales y multimedia
  • OMAPL137-HT — DSP de punto flotante C674x de alta temperatura y baja potencia + procesador Arm - hasta 456 MHz
  • OMAPL138B-EP — Producto mejorado, DSP de punto flotante C674x, de baja potencia + procesador Arm9 - 345 MHz
  • SMOMAPL138B-HIREL — Producto de alta confiabilidad, DSP de punto flotante C674x de baja potencia + procesador Arm9 - 375
Opciones de descarga
Códec de software

C66XCODECSVID — C6678 Video Codecs - Software and Documentation

TI codecs are free, come with production licensing and are available for download now. All are production-tested for easy integration into video and voice applications. In many cases, the C64x+ codecs are provided and validated for C66x platforms. Datasheets and Release Notes are on the download (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
SoC del procesador de señal digital (DSP) de radar y audio
  • DM505 — SOC para análisis de visión en paquete de 15 mm
  • SM320C6678-HIREL — DSP de punto flotante y fijo C6678 de 8 núcleos de alto rendimiento y de producto de alta confiabili
SoC de redes industriales y multimedia
  • OMAPL137-HT — DSP de punto flotante C674x de alta temperatura y baja potencia + procesador Arm - hasta 456 MHz
  • OMAPL138B-EP — Producto mejorado, DSP de punto flotante C674x, de baja potencia + procesador Arm9 - 345 MHz
  • SMOMAPL138B-HIREL — Producto de alta confiabilidad, DSP de punto flotante C674x de baja potencia + procesador Arm9 - 375
Opciones de descarga
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
DIESALE (KGD) —
HLQFP (PTP) 176 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos