AM26LV32
- Switching rates up to 32 MHz
- Operates from single 3.3-V supply
- Ultra-low power dissipation: 27 mW typical
- Open-circuit, short-circuit, and terminated fail-safe
- −0.3-V to 5.5-V Common-mode range with ±200-mV sensitivity
- Accepts 5-V logic inputs with 3.3-V V CC
- Input hysteresis: 50 mV typical
- 235 mW With four receivers at 32 MHz
- Pin-to-pin compatible with AM26C32 and AM26LS32
The AM26LV32 device is a BiCMOS, quadruple differential line receiver with 3-state outputs, which is designed to be similar to the TIA/EIA-422-B and ITU Recommendation V.11 receivers with reduced common-mode voltage range due to reduced supply voltage.
The device is optimized for balanced bus transmission at switching rates up to 32 MHz. The enable function is common to all four receivers and offers a choice of active-high or active-low inputs. The 3-state outputs permit connection directly to a bus-organized system. Each device features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range from −0.3 V to 5.5 V. When the inputs are open-circuit, the outputs are in the high logic state.
The AM26LV32C is characterized for operation from 0°C to 70°C. The AM26LV32I is characterized for operation from −40°C to 85°C.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | AM26LV32 Low-Voltage, High-Speed Quadruple Differential Line Receiver datasheet (Rev. H) | PDF | HTML | 2023年 8月 9日 |
Application note | Debugging Sitara AM2x Microcontrollers | PDF | HTML | 2022年 10月 24日 | |
Application note | Wave Solder Exposure of SMT Packages | 2008年 9月 9日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
SOIC (D) | 16 | Ultra Librarian |
SOP (NS) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。