CLC001
- Adjustable output amplitude
- Differential input and output
- Accepts LVPECL or LVDS input swings
- Low power dissipation
- Single +3.3V supply
The CLC001 is a monolithic, high-speed cable driver designed for use in SMPTE 259M serial digital video and ITU-T G.703 serial digital data transmission applications. The CLC001 drives 75
transmission lines (Belden 8281 or equivalent) at data rates up to 622 Mbps. Controlled output rise and fall times (400 ps typical) minimize transition-induced jitter. The output voltage swing is adjustable from 800 mVp-p to 1.0 Vp-p using an external resistor.
The CLC001's output stage consumes less power than other designs. The differential inputs accept LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.
All these make the CLC001 an excellent general purpose high speed driver for high-speed, long distance data transmission applications.
The CLC001 is powered from a single +3.3V supply and comes in a small 8-pin SOIC package.
Key Specifications
- 400 ps rise and fall times
- Data rates to 622 Mbps
- 100 mV differential input threshold
- Low residual jitter
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | CLC001 Serial Digital Cable Driver with Adjustable Outputs datasheet (Rev. B) | 2006/2/15 | |||
| 應用說明 | AN-2145 Power Considerations for SDI Products (Rev. B) | 2013/4/26 | ||||
| 應用說明 | AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) | 2013/4/26 | ||||
| 應用說明 | AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) | 2013/4/26 | ||||
| 應用說明 | AN-2059 Replacing the CLC001 Cable Driver with the LMH0001 (Rev. B) | 2013/4/26 | ||||
| 應用說明 | High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems | 2009/11/12 | ||||
| 白皮書 | Hundreds of Megabits @ Hundreds of Meters: Extend the Transmis Length for LVDS | 2004/9/1 | ||||
| 應用說明 | 3.3V Cable Driver And Equalizer Drive Mega-Bits @ Many Meters | 2003/3/6 | ||||
| 白皮書 | Making the Most of Your LVDS - 5 Tips for Buffering Signal Integrity Headaches | 2001/8/1 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |