DS25CP114

現行

具 TX 預強調和 Rx 等化功能的 3.125 Gbps 4x4 LVDS 交叉點交換器

立即訂購

產品規格表

document-pdfAcrobat DS25CP104A/CP114 3.125 Gbps 4x4 LVDS Xpoint Sw w/Xmit Pre-Emp & Receive Equal datasheet (Rev. C) (英文)

DS25CP114

現行

產品規格表

立即訂購

產品詳細資料

Function

Crosspoint, Equalizer

Protocols

CML, LVDS, LVPECL

Number of transmitters

Number of receivers

Signaling rate (Mbps)

3125

Input signal

CML, LVDS, LVPECL

Output signal

LVDS

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Function

Crosspoint, Equalizer

Protocols

CML, LVDS, LVPECL

Number of transmitters

Number of receivers

Signaling rate (Mbps)

3125

Input signal

CML, LVDS, LVPECL

Output signal

LVDS

Rating

Catalog

Operating temperature range (°C)

-40 to 85

WQFN (RTA)

36 mm² (6 mm × 6 mm)

DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
Pin and SMBus Configurable, Fully Differential, Non-Blocking Architecture
Pin (Two Levels) and SMBus (Four Levels) Selectable Pre-Emphasis and Equalization Eliminate ISI Jitter
Wide Input Common Mode Range Enables Easy Interface to CML and LVPECL Drivers
LOS Circuitry Detects Open Inputs Fault Condition
On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, Minimizes Board Space The DS25CP114 Eliminates the On-Chip Input Termination for Added Design Flexibility.
8 kV ESD on LVDS I/O Pins Protects Adjoining Components
Small 6 mm x 6 mm WQFN-40 Space Saving Package

All trademarks are the property of their respective owners.

DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
Pin and SMBus Configurable, Fully Differential, Non-Blocking Architecture
Pin (Two Levels) and SMBus (Four Levels) Selectable Pre-Emphasis and Equalization Eliminate ISI Jitter
Wide Input Common Mode Range Enables Easy Interface to CML and LVPECL Drivers
LOS Circuitry Detects Open Inputs Fault Condition
On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, Minimizes Board Space The DS25CP114 Eliminates the On-Chip Input Termination for Added Design Flexibility.
8 kV ESD on LVDS I/O Pins Protects Adjoining Components
Small 6 mm x 6 mm WQFN-40 Space Saving Package

All trademarks are the property of their respective owners.

filter

尋找其它 LVDS、M-LVDS 和 PECL IC

沒有此產品的詳細資訊。

open-in-new

尋找其它 LVDS、M-LVDS 和 PECL IC

下載觀看有字幕稿的影片影片