DS26LS32MQML
- High Differential or Common-Mode Input Voltage Ranges of ±7V on the DS26LS32.
- ±0.2V Sensitivity Over the Input Voltage Range on the DS26LS32.
- DS26LS32 Meet All Requirements of RS-422 and RS-423
- 6k Minimum Input Impedance
- 100 mV Input Hysteresis on the DS26LS32
- Operation From a single 5V Supply
- TRI-STATE Outputs, with Choice of Complementary Output Enables for Receiving Directly onto a Data Bus
All trademarks are the property of their respective owners.
The DS26LS32 and DS26LS32A are quad differential line receivers designed to meet the RS-422, RS-423 and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.
The DS26LS32 and DS26LS32A have an input sensitivity of 200 mV over the input voltage range of ±7V. The DS26LS33 has an input sensitivity of 500 mV over the input voltage range of ±15V.
The DS26LS32A differs in function from the popular DS26LS32 and DS26LS33 in that input pull-up and pull-down resistors are included which prevent output oscillation on unused channels.
Each version provides an enable and disable function common to all four receivers and features TRI-STATE outputs with 8 mA sink capability. Constructed using low power Schottky processing, these devices are available over the full military and commercial operating temperature ranges.
您可能會感興趣的類似產品
功能與所比較的裝置相似
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | DS26LS32MQML Quad Differential Line Receivers datasheet (Rev. B) | 2013年 4月 15日 | |
| * | SMD | DS26LS32MQML SMD 5962-78020 | 2016年 6月 21日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| CDIP (NFE) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點