DS3486

現行

四 RS-422/RS-423 線路接收器

產品詳細資料

Number of receivers 4 Number of transmitters 0 Duplex Half Signaling rate (max) (Mbps) 10 IEC 61000-4-2 contact (±V) None Fault protection (V) -25 to 25 Common-mode range (V) -25 to 25 Number of nodes 32 Features Extended common mode Isolated No Supply current (max) (µA) 85000 Rating Catalog Operating temperature range (°C) 0 to 70
Number of receivers 4 Number of transmitters 0 Duplex Half Signaling rate (max) (Mbps) 10 IEC 61000-4-2 contact (±V) None Fault protection (V) -25 to 25 Common-mode range (V) -25 to 25 Number of nodes 32 Features Extended common mode Isolated No Supply current (max) (µA) 85000 Rating Catalog Operating temperature range (°C) 0 to 70
SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • Four Independent Receivers
  • TRI-STATE Outputs
  • Internal Hysteresis −140 mV (typ)
  • Fast Propagation Times −19 ns (typ)
  • TTL Compatible Outputs
  • 5V Supply
  • Pin Compatible and Interchangeable with MC3486

All trademarks are the property of their respective owners.

  • Four Independent Receivers
  • TRI-STATE Outputs
  • Internal Hysteresis −140 mV (typ)
  • Fast Propagation Times −19 ns (typ)
  • TTL Compatible Outputs
  • 5V Supply
  • Pin Compatible and Interchangeable with MC3486

All trademarks are the property of their respective owners.

Texas Instruments' quad RS-422, RS-423 receiver features four independent receivers which comply with EIA Standards for the electrical characteristics of balanced/unbalanced voltage digital interface circuits. Receiver outputs are 74LS compatible, TRI-STATE structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. A PNP device buffers each output control pin to assure minimum loading for either logic one or logic zero inputs. In addition, each receiver has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input waveforms.

Texas Instruments' quad RS-422, RS-423 receiver features four independent receivers which comply with EIA Standards for the electrical characteristics of balanced/unbalanced voltage digital interface circuits. Receiver outputs are 74LS compatible, TRI-STATE structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. A PNP device buffers each output control pin to assure minimum loading for either logic one or logic zero inputs. In addition, each receiver has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input waveforms.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
AM26C32 現行 四路差分線路接收器 -11-14V fault protection, and +/7V common mode range

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 DS3486 Quad RS-422, RS-423 Line Receiver datasheet (Rev. D) 2013/4/15

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 16 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片