首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC
最新

SN55LVRA4-SEP

現行

四通道高速差動接收器

立即訂購
產品規格表

SN55LVRA4-SEP

現行
產品規格表 立即訂購

產品詳細資料

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Supply voltage (V) 3.3 Signaling rate (Mbps) 400 Input signal CMOS, ECL, LVCMOS, LVDS, LVECL, LVPECL, PECL Output signal LVTTL Rating Space Operating temperature range (°C) -55 to 125
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Supply voltage (V) 3.3 Signaling rate (Mbps) 400 Input signal CMOS, ECL, LVCMOS, LVDS, LVECL, LVPECL, PECL Output signal LVTTL Rating Space Operating temperature range (°C) -55 to 125
SOIC (D) 16 59.4 mm² 9.9 x 6
  • VID V62/25606-01XE
  • Total ionizing dose characterized at 30krad (Si)
    • Total ionizing dose radiation lot acceptance testing (TID RLAT) for every wafer lot to 30krad (Si)
  • Single-event effects (SEE) characterized:
    • Single event latch-up (SEL) immune to linear energy transfer (LET) = 50MeV-cm2 /mg
    • Single event transient (SET) characterization report available
  • 400Mbps signaling rate
  • Operates with a single 3.3V supply
  • –4V to 5V extended common-mode input voltage range
  • Differential input thresholds < ±50mV with 50mV of hysteresis over entire common-mode input voltage range
  • Complies with TIA/EIA-644 (LVDS)
  • Active fail-safe assures a high-level output with no input and input remains high-impedance on power down
  • Bus-pin ESD protection exceeds 15kV HBM
  • TTL control inputs are 5V tolerant
  • Space enhanced plastic (SEP)
    • Controlled baseline
    • Gold wire, NiPdAu lead finish
    • One assembly and test site, one fabrication site
    • Extended product life cycle
    • Military (–55°C to 125°C) temperature range
    • Product traceability
    • Meets NASA ASTM E595 outgassing specification
  • VID V62/25606-01XE
  • Total ionizing dose characterized at 30krad (Si)
    • Total ionizing dose radiation lot acceptance testing (TID RLAT) for every wafer lot to 30krad (Si)
  • Single-event effects (SEE) characterized:
    • Single event latch-up (SEL) immune to linear energy transfer (LET) = 50MeV-cm2 /mg
    • Single event transient (SET) characterization report available
  • 400Mbps signaling rate
  • Operates with a single 3.3V supply
  • –4V to 5V extended common-mode input voltage range
  • Differential input thresholds < ±50mV with 50mV of hysteresis over entire common-mode input voltage range
  • Complies with TIA/EIA-644 (LVDS)
  • Active fail-safe assures a high-level output with no input and input remains high-impedance on power down
  • Bus-pin ESD protection exceeds 15kV HBM
  • TTL control inputs are 5V tolerant
  • Space enhanced plastic (SEP)
    • Controlled baseline
    • Gold wire, NiPdAu lead finish
    • One assembly and test site, one fabrication site
    • Extended product life cycle
    • Military (–55°C to 125°C) temperature range
    • Product traceability
    • Meets NASA ASTM E595 outgassing specification

The SN55LVRA4-SEP offers the widest common-mode input voltage range in the industry. These receivers provide an input voltage range specification compatible with a 5V PECL signal as well as an overall increased ground-noise tolerance.

The SN55LVRA4-SEP include a failsafe circuit that provides a high-level output within 60ns after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or powered-down transmitters. The failsafe circuit prevents noise from being received as valid data under these fault conditions.

The intended application and signaling technique of these devices is point-to-point baseband data transmission over controlled impedance media of approximately 100Ω. The transmission media can be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN55LVRA4-SEP is characterized for operation from –55°C to 125°C.

The SN55LVRA4-SEP offers the widest common-mode input voltage range in the industry. These receivers provide an input voltage range specification compatible with a 5V PECL signal as well as an overall increased ground-noise tolerance.

The SN55LVRA4-SEP include a failsafe circuit that provides a high-level output within 60ns after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or powered-down transmitters. The failsafe circuit prevents noise from being received as valid data under these fault conditions.

The intended application and signaling technique of these devices is point-to-point baseband data transmission over controlled impedance media of approximately 100Ω. The transmission media can be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN55LVRA4-SEP is characterized for operation from –55°C to 125°C.
filter 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
最新 SN55LVTA4-SEP 現行 耐輻射四通道高速差動線驅動器 Line Driver version

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 5
類型 標題 日期
* Data sheet SN55LVRA4-SEP Radiation Tolerant Quad Channel High-Speed Differential Receiver datasheet (Rev. A) PDF | HTML 2025年 12月 5日
* Radiation & reliability report SN55LVRA4-SEP Total Ionizing Dose (TID) Report 2025年 12月 10日
* Radiation & reliability report SN55LVRA4-SEP Single-Event Effects (SEE) Radiation Report PDF | HTML 2025年 12月 8日
* Radiation & reliability report SN55LVRA4-SEP Production Flow and Reliability Report PDF | HTML 2025年 11月 12日
Selection guide TI Space Products (Rev. K) 2025年 4月 4日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

SN65LVDS31-33EVM — 適用 SN65LVDS31 和 SN65LVDS33 的評估模組

TI offers a series of low-voltage differential signaling (LVDS) evaluation modules (EVMs) designed for analysis of the electrical characteristics of LVDS drivers and receivers. Four unique EVMs are available to evaluate the different classes of LVDS devices offered by TI.

As seen in the Combination (...)

使用指南: PDF
TI.com 無法提供
模擬型號

SN65LVDS33 IBIS Model (Rev. A)

SLLC069A.ZIP (6 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一，涵蓋我們的類比和電源產品組合，以及特定類比行為模型，且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 16 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片