SN65LVDS104
- Receiver and Drivers Meet or Exceed the
Requirements of ANSI EIA/TIA-644 Standard- SN65LVDS105 Receives Low-Voltage TTL
(LVTTL) Levels - SN65LVDS104 Receives Differential Input
Levels, ±100 mV
- SN65LVDS105 Receives Low-Voltage TTL
- Typical Data Signaling Rates to 400 Mbps or
Clock Frequencies to 400 MHz - Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical
Output Voltage of 350 mV and a 100-Ω Load - Propagation Delay Time
- SN65LVDS105 – 2.2 ns (Typ)
- SN65LVDS104 – 3.1 ns (Typ)
- LVTTL Levels Are 5-V Tolerant
- Electrically Compatible With LVDS, PECL,
LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT,
SSTL, or HSTL Outputs With External Networks - Driver Outputs Are High-Impedance When
Disabled or With VCC <1.5 V - Bus-Pin ESD Protection Exceeds 16 kV
- SOIC and TSSOP Packaging
The SN65LVDS10x are a differential line receiver and a LVTTL input (respectively) connected to four differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644 is a data signaling technique that offers low-power, low-noise coupling, and switching speeds to transmit data at relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)
The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. Having the drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.
The SN65LVDS10x are characterized for operation from –40°C to 85°C.
The SN65LVDS10x are members of a family of LVDS repeaters. A brief overview of the family is provided in the Selection Guide to LVDS Repeaters section.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | SN65LVDS10x 4-Port LVDS and 4-Port TTL-to-LVDS Repeaters datasheet (Rev. G) | PDF | HTML | 2015年 12月 31日 |
| Application note | AC Coupling Between Differential LVPECL, LVDS, HSTL and CML (Rev. C) | 2007年 10月 17日 | ||
| Application note | DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML | 2003年 2月 19日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 引腳 | 下載 |
|---|---|---|
| SOIC (D) | 16 | 檢視選項 |
| TSSOP (PW) | 16 | 檢視選項 |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。