SCAS928D May 2012 – April 2019 CDCUN1208LP
PRODUCTION DATA.
Figure 40 and Table 10 provide details regarding the timing requirements for I2C:
PARAMETER | MIN | MAX | UNIT | |
---|---|---|---|---|
fSCL | SCL clock frequency | 0 | 100 | kHz |
tsu(START) | START setup time (SCL high before SDA low) | 4.7 | µs | |
th(START) | START hold time (SCL low after SDA low) | 4 | µs | |
tw(SCLL) | SCL low-pulse duration | 4.7 | µs | |
tw(SCLH) | SCL high-pulse duration | 4 | µs | |
th(SDA) | SDA hold time (SDA valid after SCL low) | 0 | 3.45 | µs |
tsu(SDA) | SDA setup time | 250 | ns | |
tr | SCL / SDA input rise time | 1000 | ns | |
tf | SCL / SDA input fall time | 300 | ns | |
tsu(STOP) | STOP setup time | 4 | µs | |
tBUS | Bus free time between a STOP and START condition | 4.7 | µs |