TLV320AIC3254-Q1

ACTIVE

Automotive Very-Low-Power Stereo Audio CODEC With miniDSP and PowerTune™ Technology

Top
Automotive Very-Low-Power Stereo Audio CODEC With miniDSP and PowerTune™ Technology

TLV320AIC3254-Q1

ACTIVE

Product details

Parameters

Number of ADC channels 2 Number of DAC channels (#) 2 Digital audio interface L, R, I2S, TDM, DSP Analog inputs 6 Sampling rate (Max) (kHz) 192 Rating Automotive ADC SNR (Typ) (dB) 93 DAC SNR (Typ) (dB) 100 open-in-new Find other Audio CODECs

Package | Pins | Size

VQFN (RHB) 32 25 mm² 5 x 5 open-in-new Find other Audio CODECs

Features

  • Qualified for Automotive Applications
  • AEC-Q100 Qualified with the Following
    Results:
    • Device Temperature Grade 3: –40°C to 85°C
      Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H2
    • Device CDM ESD Classification Level C4B
  • Stereo Audio DAC with 100dB SNR
  • 4.1mW Stereo 48ksps DAC Playback
  • Stereo Audio ADC with 93dB SNR
  • 6.1mW Stereo 48ksps ADC Record
  • PowerTune™
  • Extensive Signal Processing Options
  • Embedded miniDSP
  • Six Single-Ended or Three Fully-Differential
    Analog Inputs
  • Stereo Analog and Digital Microphone Inputs
  • Stereo Headphone Outputs
  • Stereo Line Outputs
  • Very Low-Noise PGA
  • Low Power Analog Bypass Mode
  • Programmable Microphone Bias
  • Programmable PLL
  • Integrated LDO
  • 5 mm × 5 mm 32-pin QFN Package
open-in-new Find other Audio CODECs

Description

The TLV320AIC3254-Q1 (also called the AIC3254- Q1) is a flexible, low-power, low-voltage stereo audio codec with programmable inputs and outputs, PowerTune capabilities, fully-programmable miniDSP, fixed predefined and parameterizable signal processing blocks, integrated PLL, integrated LDOs and flexible digital interfaces.

The TLV320AIC3254-Q1 features two fully-programmable miniDSP cores that support application-specific algorithms in the record and-or the playback path of the device. The miniDSP cores are fully software controlled. Target algorithms, like active noise cancellation, acoustic echo cancellation or advanced DSP filtering are loaded into the device after power-up.

Extensive register-based control of power, IO channel configuration, gains, effects, pin-multiplexing and clocks allows the device to be precisely targeted to its application. Combined with the advanced PowerTune technology, the device can cover operations from 8kHz mono voice playback to audio stereo 192kHz DAC playback, making it ideal for portable battery-powered audio and telephony applications.

The record path of the TLV320AIC3254-Q1 covers operations from 8kHz mono to 192kHz stereo recording, and contains programmable input channel configurations covering single-ended and differential setups, as well as floating or mixing input signals. It also includes a digitally-controlled stereo microphone preamplifier and integrated microphone bias. Digital signal processing blocks can remove audible noise that may be introduced by mechanical coupling, such as optical zooming in a digital camera.

The playback path offers signal-processing blocks for filtering and effects, and supports flexible mixing of DAC and analog input signals as well as programmable volume controls. The playback path contains two high-power output drivers as well as two fully-differential outputs. The high-power outputs can be configured in multiple ways, including stereo and mono BTL.

The integrated PowerTune technology allows the device to be tuned to an optimum power-performance trade-off. Mobile applications frequently have multiple use cases requiring very low power operation while being used in a mobile environment. When used in a docked environment power consumption typically is less of a concern, while minimizing noise is important. With PowerTune, the TLV320AIC3254-Q1 addresses both cases.

The voltage supply range for the TLV320AIC3254-Q1 for analog is 1.5V\x961.95V, and for digital it is 1.26V\x961.95V. To ease system-level design, LDOs are integrated to generate the appropriate analog or digital supply from input voltages ranging from 1.8V to 3.6V. Digital IO voltages are supported in the range of 1.1V–3.6V.

The required internal clock of the TLV320AIC3254-Q1 can be derived from multiple sources, including the MCLK pin, the BCLK pin, the GPIO pin or the output of the internal PLL, where the input to the PLL again can be derived from the MCLK pin, the BCLK or GPIO pins. Although using the PLL ensures the availability of a suitable clock signal, it is not recommended for the lowest power settings. The PLL is highly programmable and can accept available input clocks in the range of 512kHz to 50MHz.

The device is available in the 5-mm × 5-mm, 32-pin QFN package.

open-in-new Find other Audio CODECs
Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 20
Type Title Date
* Datasheet Ultra Low Power Stereo Audio Codec With Embedded miniDSP . datasheet (Rev. A) Aug. 13, 2013
Application note Out-of-Band Noise Measurement Issues for Audio Devices (Rev. A) Dec. 31, 2019
Application note Audio Serial Interface Configurations for Audio Codecs (Rev. A) Jun. 27, 2019
Technical article Enhancing the Driving Experience at CES 2015 Dec. 16, 2014
Application note TLV320AIC32x4 Sleep and Standby Modes (Rev. B) Jan. 31, 2014
Application note Using the MSP430 Launchpad as a Standalone I2C Host for Audio Products (Rev. A) Oct. 28, 2013
User guide TLV320AIC3254-Q1 Application Reference Guide (Rev. A) Aug. 07, 2013
Application note Coefficient RAM Access Mechanisms.. (Rev. D) Jan. 25, 2012
Application note TLV320AIC32x4 Power Supply Sequencing (Rev. A) May 13, 2011
Application note Stereo AGC Functionality for the TLV320AIC3254 Oct. 20, 2010
Application note Audio Serial Interface Configurations for Audio Codecs Sep. 22, 2010
Application note 2Q 2010 Issue Analog Applications Journal May 06, 2010
Application note How digital filters affect analog audio signal levels May 06, 2010
Application note Design and Configuration Guide for the TLV320AIC3204 & TLV320AIC3254 Audio Codec (Rev. C) Apr. 26, 2010
Application note Interfacing an I2S Device to an MSP430 Device (Rev. A) Mar. 22, 2010
Application note Using the AGC,DRC and Beep generator Function in TLV320AIC3204/3254/3100/3110/31 Mar. 03, 2010
Application note Solving Enumeration Errors in USB Audio DAC and CODEC Designs Oct. 30, 2009
Application note Configuring I2S to Generate BCLK from Codec Devices & WCLK from McBSP Port Jul. 08, 2009
Application note Using TLV320AIC3x Digital Audio Data Serial Interface w/TDM Support Jul. 05, 2006
Application note How to Set the TSC/AIC EVM to Record & Playback Audio or Other Sound Through PC Dec. 14, 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
document-generic User guide
99
Description

The TLV320AIC3254EVM-K is a complete evaluation/demonstration kit for the TLV320AIC3254 audio codec. The kit includes a TLV320AIC3254EVM, and a USB-based motherboard called the USB-MODEVM Interface board. The TLV320AIC3254EVM-K software, the AIC3254 CS, is an intuitive, easy-to-use, powerful tool to (...)

Features
  • Full-featured evaluation board for the TLV320AIC3254 stereo audio codec.
  • USB connection to PC provides power, control, and streaming audio data for easy evaluation
  • Onboard microphone for ADC evaluation
  • Connection points for external control and digital audio signals for quick connection to other (...)

Design tools & simulation

SIMULATION MODEL Download
SLAM153A.ZIP (118 KB) - IBIS Model
SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
CALCULATION TOOL Download
SLAR163.ZIP (487 KB)

CAD/CAE symbols

Package Pins Download
VQFN (RHB) 32 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos