TLV320AIC3254-Q1

ACTIVE

Product details

Number of ADC channels 2 Number of DAC channels 2 Digital audio interface DSP, I2S, L, R, TDM Analog inputs 6 Analog outputs 4 Sampling rate (max) (kHz) 192 Rating Automotive Features Digital mic support, MiniDSP, Phase-locked loop (PLL), PowerTune, Stereo headphone amplifier ADC SNR (typ) (dB) 93 DAC SNR (typ) (dB) 100 Operating temperature range (°C) -40 to 85
Number of ADC channels 2 Number of DAC channels 2 Digital audio interface DSP, I2S, L, R, TDM Analog inputs 6 Analog outputs 4 Sampling rate (max) (kHz) 192 Rating Automotive Features Digital mic support, MiniDSP, Phase-locked loop (PLL), PowerTune, Stereo headphone amplifier ADC SNR (typ) (dB) 93 DAC SNR (typ) (dB) 100 Operating temperature range (°C) -40 to 85
VQFN (RHB) 32 25 mm² 5 x 5
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified with the Following
    Results:
    • Device Temperature Grade 3: –40°C to 85°C
      Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H2
    • Device CDM ESD Classification Level C4B
  • Stereo Audio DAC with 100dB SNR
  • 4.1mW Stereo 48ksps DAC Playback
  • Stereo Audio ADC with 93dB SNR
  • 6.1mW Stereo 48ksps ADC Record
  • PowerTune™
  • Extensive Signal Processing Options
  • Embedded miniDSP
  • Six Single-Ended or Three Fully-Differential
    Analog Inputs
  • Stereo Analog and Digital Microphone Inputs
  • Stereo Headphone Outputs
  • Stereo Line Outputs
  • Very Low-Noise PGA
  • Low Power Analog Bypass Mode
  • Programmable Microphone Bias
  • Programmable PLL
  • Integrated LDO
  • 5 mm × 5 mm 32-pin QFN Package
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified with the Following
    Results:
    • Device Temperature Grade 3: –40°C to 85°C
      Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H2
    • Device CDM ESD Classification Level C4B
  • Stereo Audio DAC with 100dB SNR
  • 4.1mW Stereo 48ksps DAC Playback
  • Stereo Audio ADC with 93dB SNR
  • 6.1mW Stereo 48ksps ADC Record
  • PowerTune™
  • Extensive Signal Processing Options
  • Embedded miniDSP
  • Six Single-Ended or Three Fully-Differential
    Analog Inputs
  • Stereo Analog and Digital Microphone Inputs
  • Stereo Headphone Outputs
  • Stereo Line Outputs
  • Very Low-Noise PGA
  • Low Power Analog Bypass Mode
  • Programmable Microphone Bias
  • Programmable PLL
  • Integrated LDO
  • 5 mm × 5 mm 32-pin QFN Package

The TLV320AIC3254-Q1 (also called the AIC3254- Q1) is a flexible, low-power, low-voltage stereo audio codec with programmable inputs and outputs, PowerTune capabilities, fully-programmable miniDSP, fixed predefined and parameterizable signal processing blocks, integrated PLL, integrated LDOs and flexible digital interfaces.

The TLV320AIC3254-Q1 features two fully-programmable miniDSP cores that support application-specific algorithms in the record and-or the playback path of the device. The miniDSP cores are fully software controlled. Target algorithms, like active noise cancellation, acoustic echo cancellation or advanced DSP filtering are loaded into the device after power-up.

Extensive register-based control of power, IO channel configuration, gains, effects, pin-multiplexing and clocks allows the device to be precisely targeted to its application. Combined with the advanced PowerTune technology, the device can cover operations from 8kHz mono voice playback to audio stereo 192kHz DAC playback, making it ideal for portable battery-powered audio and telephony applications.

The record path of the TLV320AIC3254-Q1 covers operations from 8kHz mono to 192kHz stereo recording, and contains programmable input channel configurations covering single-ended and differential setups, as well as floating or mixing input signals. It also includes a digitally-controlled stereo microphone preamplifier and integrated microphone bias. Digital signal processing blocks can remove audible noise that may be introduced by mechanical coupling, such as optical zooming in a digital camera.

The playback path offers signal-processing blocks for filtering and effects, and supports flexible mixing of DAC and analog input signals as well as programmable volume controls. The playback path contains two high-power output drivers as well as two fully-differential outputs. The high-power outputs can be configured in multiple ways, including stereo and mono BTL.

The integrated PowerTune technology allows the device to be tuned to an optimum power-performance trade-off. Mobile applications frequently have multiple use cases requiring very low power operation while being used in a mobile environment. When used in a docked environment power consumption typically is less of a concern, while minimizing noise is important. With PowerTune, the TLV320AIC3254-Q1 addresses both cases.

The voltage supply range for the TLV320AIC3254-Q1 for analog is 1.5V\x961.95V, and for digital it is 1.26V\x961.95V. To ease system-level design, LDOs are integrated to generate the appropriate analog or digital supply from input voltages ranging from 1.8V to 3.6V. Digital IO voltages are supported in the range of 1.1V–3.6V.

The required internal clock of the TLV320AIC3254-Q1 can be derived from multiple sources, including the MCLK pin, the BCLK pin, the GPIO pin or the output of the internal PLL, where the input to the PLL again can be derived from the MCLK pin, the BCLK or GPIO pins. Although using the PLL ensures the availability of a suitable clock signal, it is not recommended for the lowest power settings. The PLL is highly programmable and can accept available input clocks in the range of 512kHz to 50MHz.

The device is available in the 5-mm × 5-mm, 32-pin QFN package.

The TLV320AIC3254-Q1 (also called the AIC3254- Q1) is a flexible, low-power, low-voltage stereo audio codec with programmable inputs and outputs, PowerTune capabilities, fully-programmable miniDSP, fixed predefined and parameterizable signal processing blocks, integrated PLL, integrated LDOs and flexible digital interfaces.

The TLV320AIC3254-Q1 features two fully-programmable miniDSP cores that support application-specific algorithms in the record and-or the playback path of the device. The miniDSP cores are fully software controlled. Target algorithms, like active noise cancellation, acoustic echo cancellation or advanced DSP filtering are loaded into the device after power-up.

Extensive register-based control of power, IO channel configuration, gains, effects, pin-multiplexing and clocks allows the device to be precisely targeted to its application. Combined with the advanced PowerTune technology, the device can cover operations from 8kHz mono voice playback to audio stereo 192kHz DAC playback, making it ideal for portable battery-powered audio and telephony applications.

The record path of the TLV320AIC3254-Q1 covers operations from 8kHz mono to 192kHz stereo recording, and contains programmable input channel configurations covering single-ended and differential setups, as well as floating or mixing input signals. It also includes a digitally-controlled stereo microphone preamplifier and integrated microphone bias. Digital signal processing blocks can remove audible noise that may be introduced by mechanical coupling, such as optical zooming in a digital camera.

The playback path offers signal-processing blocks for filtering and effects, and supports flexible mixing of DAC and analog input signals as well as programmable volume controls. The playback path contains two high-power output drivers as well as two fully-differential outputs. The high-power outputs can be configured in multiple ways, including stereo and mono BTL.

The integrated PowerTune technology allows the device to be tuned to an optimum power-performance trade-off. Mobile applications frequently have multiple use cases requiring very low power operation while being used in a mobile environment. When used in a docked environment power consumption typically is less of a concern, while minimizing noise is important. With PowerTune, the TLV320AIC3254-Q1 addresses both cases.

The voltage supply range for the TLV320AIC3254-Q1 for analog is 1.5V\x961.95V, and for digital it is 1.26V\x961.95V. To ease system-level design, LDOs are integrated to generate the appropriate analog or digital supply from input voltages ranging from 1.8V to 3.6V. Digital IO voltages are supported in the range of 1.1V–3.6V.

The required internal clock of the TLV320AIC3254-Q1 can be derived from multiple sources, including the MCLK pin, the BCLK pin, the GPIO pin or the output of the internal PLL, where the input to the PLL again can be derived from the MCLK pin, the BCLK or GPIO pins. Although using the PLL ensures the availability of a suitable clock signal, it is not recommended for the lowest power settings. The PLL is highly programmable and can accept available input clocks in the range of 512kHz to 50MHz.

The device is available in the 5-mm × 5-mm, 32-pin QFN package.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare products
Pin-for-pin with same functionality to the compared device.
TLV320AIC3254 ACTIVE Very Low-Power Stereo Audio CODEC with programmable miniDSP Catalog version

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 19
Type Title Date
* Data sheet Ultra Low Power Stereo Audio Codec With Embedded miniDSP . datasheet (Rev. A) 13 Aug 2013
More literature Out-of-Band Noise Measurement Issues for Audio Devices (Rev. A) 31 Dec 2019
More literature Audio Serial Interface Configurations for Audio Codecs (Rev. A) 27 Jun 2019
More literature TLV320AIC32x4 Sleep and Standby Modes (Rev. B) 31 Jan 2014
More literature Using the MSP430 Launchpad as a Standalone I2C Host for Audio Products (Rev. A) 28 Oct 2013
User guide TLV320AIC3254-Q1 Application Reference Guide (Rev. A) 07 Aug 2013
More literature Coefficient RAM Access Mechanisms.. (Rev. D) 25 Jan 2012
More literature TLV320AIC32x4 Power Supply Sequencing (Rev. A) 13 May 2011
More literature Stereo AGC Functionality for the TLV320AIC3254 20 Oct 2010
More literature Audio Serial Interface Configurations for Audio Codecs 22 Sep 2010
Analog Design Journal 2Q 2010 Issue Analog Applications Journal 06 May 2010
Analog Design Journal How digital filters affect analog audio signal levels 06 May 2010
More literature Design and Configuration Guide for the TLV320AIC3204 & TLV320AIC3254 Audio Codec (Rev. C) 26 Apr 2010
More literature Interfacing an I2S Device to an MSP430 Device (Rev. A) 22 Mar 2010
More literature Using the AGC,DRC and Beep generator Function in TLV320AIC3204/3254/3100/3110/31 03 Mar 2010
More literature Solving Enumeration Errors in USB Audio DAC and CODEC Designs 30 Oct 2009
More literature Configuring I2S to Generate BCLK from Codec Devices & WCLK from McBSP Port 08 Jul 2009
More literature Using TLV320AIC3x Digital Audio Data Serial Interface w/TDM Support 05 Jul 2006
More literature How to Set the TSC/AIC EVM to Record & Playback Audio or Other Sound Through PC 14 Dec 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

TLV320AIC3254EVM-K — TLV320AIC3254 Evaluation Module (EVM) and USB motherboard

The TLV320AIC3254EVM-K is a complete evaluation/demonstration kit for the TLV320AIC3254 audio codec. The kit includes a TLV320AIC3254EVM, and a USB-based motherboard called the USB-MODEVM Interface board. The TLV320AIC3254EVM-K software, the AIC3254 CS, is an intuitive, easy-to-use, powerful tool (...)

User guide: PDF
Not available on TI.com
Simulation model

TLV320AIC3254 IBIS Model (Rev. A)

SLAM153A.ZIP (118 KB) - IBIS Model
Calculation tool

Audio CODEC/ADC PLL Calculator

SLAR163.ZIP (487 KB)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
VQFN (RHB) 32 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos