Product details


Bus voltage (Max) (V) 30 Power switch MOSFET Input VCC (Min) (V) 4.5 Input VCC (Max) (V) 5.5 Peak output current (A) 4 Rise time (ns) 15 Operating temperature range (C) -40 to 105 Rating Catalog Number of channels (#) 2 Fall time (ns) 10 Prop delay (ns) 25 Iq (uA) 500 Channel input logic TTL Negative voltage handling at HS pin (V) -0.1 Features Dead Time Control open-in-new Find other Half-bridge drivers

Package | Pins | Size

VSON (DRB) 8 9 mm² 3 x 3 open-in-new Find other Half-bridge drivers


  • High Voltage Synchronous Buck Driver
  • Integrated Boost Switch for Bootstrap Action
  • Adaptive Dead Time Control and Shoot-through Protection
  • 0.4-Ω Sink Resistance for Low-side Drive
  • 1.0-Ω Source Resistance for High-side Drive
  • SKIP Pin to Improve Light-Load Efficiency
  • Adaptive Zero-Crossing Detection for Optimal Light-Load Efficiency
  • 8-Pin 3 mm × 3 mm SON (DRB) Package
open-in-new Find other Half-bridge drivers


The TPS51601A is a synchronous buck MOSFET driver with integrated boost switch. This high-performance driver is capable of driving high-side and low-side side N-channel FETs with the highest speed and lowest switching loss. Adaptive dead-time control and shoot-through protection are included.

The TPS51601A is available in the space-saving 8-pin 3 mm × 3 mm SON package and operates between –40°C and 105°C.

open-in-new Find other Half-bridge drivers

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 8
Type Title Date
* Datasheet Dual High-Efficiency Synchronous MOSFET Driver datasheet May 12, 2012
Application note External Gate Resistor Selection Guide (Rev. A) Feb. 28, 2020
Application note Understanding Peak IOH and IOL Currents (Rev. A) Feb. 28, 2020
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) Oct. 29, 2018
Technical articles How to achieve higher system robustness in DC drives, part 3: minimum input pulse Sep. 19, 2018
Technical articles How to achieve higher system robustness in DC drives, part 2: interlock and deadtime May 30, 2018
Technical articles Boosting efficiency for your solar inverter designs May 24, 2018
Technical articles How to achieve higher system robustness in DC drives, part 1: negative voltage Apr. 17, 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SLUM284.ZIP (62 KB) - PSpice Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
SON (DRB) 8 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos