Product details


Output options Adjustable Output, Fixed Output, Negative Output Iout (Max) (A) 0.5 Vin (Max) (V) -3.2 Vin (Min) (V) -15 Vout (Max) (V) -1.2 Vout (Min) (V) -15 Fixed output options (V) -5, -12 Noise (uVrms) 200 Iq (Typ) (mA) 0.2 Thermal resistance θJA (°C/W) 70 Load capacitance (Min) (µF) 4.7 Rating Catalog Regulated outputs (#) 1 Features Accuracy (%) 2.5 Dropout voltage (Vdo) (Typ) (mV) 250 Operating temperature range (C) 0 to 70 open-in-new Find other Linear regulators (LDO)

Package | Pins | Size

SOIC (D) 8 19 mm² 3.91 x 4.9 open-in-new Find other Linear regulators (LDO)


  • Precision Negative Series Pass Voltage Regulation
  • 0.2 V Dropout at 0.5 A
  • Wide Input Voltage Range –3.2 V to –15 V
  • Low Quiescent Current Irrespective of Load
  • Simple Logic Shutdown Interfacing
  • –5 V, –12 V, and Adjustable Output
  • 2.5% Duty Cycle Short Circuit Protection

open-in-new Find other Linear regulators (LDO)


The UCC384-x family of negative linear-series pass regulators is tailored for low-dropout applications where low-quiescent power is important. Fabricated with a BCDMOS technology ideally suited for low input-to-output differential applications, the UCC384-x passes 0.5 A while requiring only 0.2 V of input-voltage headroom. Dropout voltage decreases linearly with output current, so that dropout at 50 mA is less than 20 mV.

Quiescent current consumption for the device under normal (non-dropout) conditions is typically 200 uA. An integrated charge pump is internally enabled only when the device is operating near dropout with low VIN. This ensured that the device meets the dropout specifications even for maximum load current and a VIN of –3.2 V with only a modest increase in quiescent current. Quiescent current is always less than 350 uA, with the charge pump enabled. The quiescent current of the UCC384 does not increase with load current.

Short-circuit current is internally limited. The device responds to a sustained overcurrent condition by turning off after a tON delay. The device then stays off for a period, tOFF, that is 40 times the tON delay. The device then begins pulsing on and off at the tON/tOFF duty cycle of 2.5%. This drastically reduces the power dissipation during short circuit such that heat sinking, if at all required, must only accommodate normal operation. An external capacitor sets the on time. The off time is always 40 times tON.

The UCCx84-x can be shutdown to 45 uA (maximum) by pulling the SD/CT pin more positive than –0.7 V. To allow for simpler interfacing, the SD/CT pin may be pulled up to 6 V above the ground pin without turning on clamping diodes.

Internal power dissipation is further controlled with thermal-overload protection circuitry. Thermal shutdown occurs if the junction temperature exceeds 140°C. The chip remains off until the temperature has dropped 20°C (TJ = 120°C).

open-in-new Find other Linear regulators (LDO)

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 7
Type Title Date
* Datasheet Low-Dropout 0.5-A Negative Linear Regulator datasheet (Rev. D) Feb. 05, 2002
Technical articles LDO basics: capacitor vs. capacitance Aug. 01, 2018
Technical articles LDO Basics: Preventing reverse current Jul. 25, 2018
Technical articles LDO basics: introduction to quiescent current Jun. 20, 2018
Application notes LDO Noise Demystified (Rev. A) Aug. 09, 2017
Application notes LDO PSRR Measurement Simplified (Rev. A) Aug. 09, 2017
Technical articles LDO basics: noise – part 1 Jun. 14, 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
SOIC (D) 8 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos