PCA9306H
- 2-Bit bidirectional translator for SDA and SCL lines in mixed-mode I2C Applications
- I2C and SMBus compatible
- Less than 1.5ns maximum propagation delay to accommodate standard-mode and fast-mode I2C devices and multiple controllers
- Negative glitch immunity on the I2C lines when EN = 0V
- Allows voltage-level translation between
- 1.2V VREF1 and 1.8V, 2.5V, 3.3V, or 5V VREF2
- 1.8V VREF1 and 2.5V, 3.3V, or 5V VREF2
- 2.5V VREF1 and 3.3V or 5V VREF2
- 3.3V VREF1 and 5V VREF2
- Provides bidirectional voltage translation with no direction pin
- Low 3.5Ω ON-state resistance between input and output ports provides less signal distortion
- Open-drain I2C I/O ports (SCL1, SDA1, SCL2, and SDA2)
- 5V Tolerant I2C I/O ports to support mixed-mode signal operation
- High-impedance SCL1, SDA1, SCL2, and SDA2 pins for EN = low
- Lockup-free operation for isolation when EN = low
- Flow-through pinout for ease of printed-circuit-board trace routing
- Latch-up performance exceeds 100mA Per JESD 78, class II
- ESD protection exceeds JESD 22
- 2000V Human-body model (A114-A)
- 1000V Charged-device model (C101)
The PCA9306H device is a dual bidirectional I2C and SMBus voltage-level translator with an enable (EN) input, and is operational from 1.2V to 3.3V VREF1 and 1.8V to 5.5V VREF2.
The PCA9306H device allows bidirectional voltage translations between 1.2V and 5V, without the use of a direction pin. The low ON-state resistance (RON) of the switch allows connections to be made with minimal propagation delay. When EN is high, the translator switch is ON, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O, respectively, allowing bidirectional data flow between ports. When EN is low, the translator switch is off, and a high-impedance state exists between ports.
In addition to voltage translation, the PCA9306H device can be used to separate a 400kHz bus from a 100kHz bus by controlling the EN pin to disconnect the slower bus during fast-mode communication.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 日期 |
|---|---|---|---|---|
| Selection guide | Logic Guide (Rev. AC) | PDF | HTML | 2025年 11月 13日 | |
| Application note | Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) | 2015年 12月 2日 | ||
| Application note | Programming Fun Lights With TI's TCA6507 | 2007年 11月 30日 | ||
| Application note | Semiconductor Packing Material Electrostatic Discharge (ESD) Protection | 2004年 7月 8日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
5-8-NL-LOGIC-EVM — 支援 5 至 8 針腳 DPW、DQE、DRY、DSF、DTM、DTQ 和 DTT 封裝的通用邏輯和轉譯 EVM
支援任何具 DTT、DRY、DPW、DTM、DQE、DQM、DSF 或 DTQ 封裝的邏輯或轉換裝置之通用 EVM。可實現靈活評估的電路板設計。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)