SN65HVD33-EP

現行

強化型產品 3.3-V 全雙工 Rs-485 驅動器和接收器

產品詳細資料

Number of receivers 1 Number of transmitters 1 Duplex Full Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 2000 Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125
Number of receivers 1 Number of transmitters 1 Duplex Full Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 2000 Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125
SOIC (D) 14 51.9 mm² 8.65 x 6
  • 1/8 Unit-load option available (up to 256 nodes on the bus)
  • Bus-pin ESD protection exceeds 15kV HBM
  • Optional driver output transition times for signaling rates(1) of 1Mbps, 5Mbps, and 25Mbps
  • Low-current standby mode: <1µA
  • Glitch-free power-up and power-down protection for hot-plugging applications
  • 5V Tolerant inputs
  • Bus idle, open, and short-circuit fail safe
  • Driver current limiting and thermal shutdown
  • Meet or exceed the requirements of ANSI TIA/EIA-485-A and RS-422 compatible

(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

  • 1/8 Unit-load option available (up to 256 nodes on the bus)
  • Bus-pin ESD protection exceeds 15kV HBM
  • Optional driver output transition times for signaling rates(1) of 1Mbps, 5Mbps, and 25Mbps
  • Low-current standby mode: <1µA
  • Glitch-free power-up and power-down protection for hot-plugging applications
  • 5V Tolerant inputs
  • Bus idle, open, and short-circuit fail safe
  • Driver current limiting and thermal shutdown
  • Meet or exceed the requirements of ANSI TIA/EIA-485-A and RS-422 compatible

(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

The SN65HVD3x-EP devices are 3-state differential line drivers and differential-input line receivers that operate with 3V power supply.

Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.

The SN65HVD30 is fully enabled with no external enabling pins.

The SN65HVD33 has active-high driver enables and active-low receiver enables. A low (less than 1µA) standby current is achieved by disabling both the driver and receiver.

All devices are characterized for operation from –55°C to 125°C.

The SN65HVD3x-EP devices are 3-state differential line drivers and differential-input line receivers that operate with 3V power supply.

Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.

The SN65HVD30 is fully enabled with no external enabling pins.

The SN65HVD33 has active-high driver enables and active-low receiver enables. A low (less than 1µA) standby current is achieved by disabling both the driver and receiver.

All devices are characterized for operation from –55°C to 125°C.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
THVD2452V-EP 現行 增強:具有靈活 IO 和 70V 匯流排故障的 3V 至 5.5V、50Mbps 全雙工 RS-485 收發器 Added Vio and Selectable datarates

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet SN65HVD3x-EP 3.3V Full-Duplex RS-485 Drivers and Receivers datasheet (Rev. F) PDF | HTML 2025年 3月 27日
* Radiation & reliability report SN65HVD33MDREP Reliability Report 2016年 4月 11日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 14 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片