首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

SN65LVDS1

現行

630-Mbps 單路 LVDS 驅動器

立即訂購
產品規格表

SN65LVDS1

現行
產品規格表 立即訂購

產品詳細資料

Function Driver Protocols LVDS Number of transmitters 1 Number of receivers 0 Supply voltage (V) 3.3 Signaling rate (MBits) 630 Input signal LVTTL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver Protocols LVDS Number of transmitters 1 Number of receivers 0 Supply voltage (V) 3.3 Signaling rate (MBits) 630 Input signal LVTTL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6 SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8
  • Meets or Exceeds the ANSI TIA/EIA-644 Standard
  • Designed for Signaling Rates1 up to:
    • 630 Mbps for Drivers
    • 400 Mbps for Receivers
  • Operates From a 2.4-V to 3.6-V Supply
  • Available in SOT-23 and SOIC Packages
  • Bus-Terminal ESD Exceeds 9 kV
  • Low-Voltage Differential Signaling With Typical Output
    Voltages of 350 mV Into a 100-Ω Load
  • Propagation Delay Times
    • 1.7-ns Typical Driver
    • 2.5-ns Typical Receiver
  • Power Dissipation at 200 MHz
    • 25 mW Typical Driver
    • 60 mW Typical Receiver
  • LVDT Receiver Includes Line Termination
  • Low Voltage TTL (LVTTL) Level Driver Input Is 5-V
    Tolerant
  • Driver Is Output High-Impedance with VCC < 1.5 V
  • Receiver Output and Inputs are High-Impedance With
    VCC < 1.5 V
  • Receiver Open-Circuit Fail Safe
  • Differential Input Voltage Threshold Less Than 100 mV
  • Meets or Exceeds the ANSI TIA/EIA-644 Standard
  • Designed for Signaling Rates1 up to:
    • 630 Mbps for Drivers
    • 400 Mbps for Receivers
  • Operates From a 2.4-V to 3.6-V Supply
  • Available in SOT-23 and SOIC Packages
  • Bus-Terminal ESD Exceeds 9 kV
  • Low-Voltage Differential Signaling With Typical Output
    Voltages of 350 mV Into a 100-Ω Load
  • Propagation Delay Times
    • 1.7-ns Typical Driver
    • 2.5-ns Typical Receiver
  • Power Dissipation at 200 MHz
    • 25 mW Typical Driver
    • 60 mW Typical Receiver
  • LVDT Receiver Includes Line Termination
  • Low Voltage TTL (LVTTL) Level Driver Input Is 5-V
    Tolerant
  • Driver Is Output High-Impedance with VCC < 1.5 V
  • Receiver Output and Inputs are High-Impedance With
    VCC < 1.5 V
  • Receiver Open-Circuit Fail Safe
  • Differential Input Voltage Threshold Less Than 100 mV

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are single, low-voltage, differential line drivers and receivers in the small-outline transistor package. The outputs comply with the TIA/EIA-644 standard and provide a minimum differential output voltage magnitude of 247 mV into a 100-Ω load at signaling rates up to 630 Mbps for drivers and 400 Mbps for receivers.

When the SN65LVDS1 device is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection, data or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make the device ideal for battery-powered applications.

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are characterized for operation from –40°C to 85°C.

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are single, low-voltage, differential line drivers and receivers in the small-outline transistor package. The outputs comply with the TIA/EIA-644 standard and provide a minimum differential output voltage magnitude of 247 mV into a 100-Ω load at signaling rates up to 630 Mbps for drivers and 400 Mbps for receivers.

When the SN65LVDS1 device is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection, data or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make the device ideal for battery-powered applications.

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are characterized for operation from –40°C to 85°C.
open-in-new 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 7
類型 標題 日期
* Data sheet High-Speed Differential Line Driver/Receivers datasheet (Rev. L) 2014年 7月 28日
Application brief How to Use a 3.3-V LVDS Buffer as a Low-Voltage LVDS Driver 2019年 1月 9日
Application brief How to Support 1.8-V Signals Using a 3.3-V LVDS Driver/Receiver + Level-Shifter 2018年 12月 28日
Application brief LVDS to Improve EMC in Motor Drives 2018年 9月 27日
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 2018年 8月 3日
Application brief How to Terminate LVDS Connections with DC and AC Coupling 2018年 5月 16日
Application note An Overview of LVDS Technology 1998年 10月 5日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

SN65LVDS1 IBIS Model

SLLC020.ZIP (3 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
檢視選項
封裝 引腳 下載
SOIC (D) 8 檢視選項
SOT-23 (DBV) 5 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片