JAJSFA9E November 2011 – April 2018 ADS5294
PRODUCTION DATA.
MIN | TYP | MAX | UNIT | |||
---|---|---|---|---|---|---|
ta | Aperture delay | The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs | 4 | ns | ||
Aperture delay variation | Across channels within the same device | ±175 | ps | |||
Across devices at the same temperature and LVDD supply | 2.5 | ns | ||||
tj | Aperture jitter RMS | 320 | fs rms | |||
td | Data latency | 1-wire LVDS output interface | 11 | Clock cycles | ||
2-wire LVDS output interface | 15 | Clock cycles | ||||
tSU | Data set-up time | 80 MSPS, 2-wire LVDS, 7x-serialization | 0.34 | 0.57 | ns | |
tH | Data hold time | 80 MSPS, 2-wire LVDS, 7x-serialization | 0.55 | 0.8 | ns | |
tPROP | Clock propagation delay | Input clock rising edge (zero cross) to frame clock rising edge (zero cross) | See LVDS Timing at Different Sampling Frequencies — 2-Wire Interface, 7x-Serialization, Digital Filter Disabled and LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Digital Filter Disabled | |||
Variation of tPROP | Between two devices at same temperature and LVDD supply | ±0.75 | ns | |||
LVDS bit clock duty cycle | 48% | |||||
tRISE | Data rise time | Rise time is from –100 mV to + 100 mV, 10 ≤ Fs ≤ 80 MSPS | 0.24 | ns | ||
tFALL | Data fall time | Fall time is from +100 mV to –100 mV, 10 ≤ Fs ≤ 80 MSPS | 0.24 | ns | ||
tCLKRISE | Output clock rise time | Rise time is from –100 mV to +100 mV, 10 ≤ Fs ≤ 80 MSPS | 0.20 | ns | ||
tCLKFALL | Output clock fall time | Fall time is from +100 mV to –100 mV, 10 ≤ Fs ≤ 80 MSPS | 0.20 | ns | ||
tWAKE | Wake-up Time | Time to valid data after coming out of COMPLETE POWER-DOWN mode | 100 | µs | ||
Time to valid data after coming out of PARTIAL POWER-DOWN mode (with clock continuing to run during power-down) | 5 | µs |