JAJSFA9E November 2011 – April 2018 ADS5294
PRODUCTION DATA.
The PLL state change has an effect on the output LVDS timings. In some settings, the set-up time decreases by 100 ps typically with a corresponding increase in the hold time.
In applications where a timing calibration occurs at the system level once after power-up, this subsequent change of the PLL state is undesirable. The ADS5294 has register options to disable the automatic switch of the PLL state based on frequency detected. To prevent this variation in output timing, disable the PLL from switching states.
In addition to disabling the auto-switching, setting the PLL to the correct state is also required, depending on the sample clock frequency used in the system. The following sequence of register writes must be followed exactly:
NOTE
For certain sampling frequencies, there are two PLL states possible, both of which are stable. In such cases, the higher PLL state results in a better set-up time compared to a lower PLL state. For example, at 80 MSPS, with decimation by 2 enabled, the PLL may be in states 3 or 4. However, the set-up time value specified in LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 2 Filter Enabled (0.43 ns minimum) is in PLL state 4. In state 3, the set-up time is reduced further by 100 ps typically, with a corresponding increase in the hold time.
ADC Fs (MSPS) | FUNCTION | REGISTER ADDRESS | REGISTER DATA |
---|---|---|---|
Fs ≤ 12 | Disable PLL auto state switch and put PLL in state 1 | 0xD1 | 0x0040 |
9 ≤ Fs ≤ 24 | Disable PLL auto state switch and put PLL in state 2 | 0xD1 | 0x00C0 |
18 ≤ Fs ≤ 42 | Disable PLL auto state switch and put PLL in state 3 | 0xD1 | 0x0140 |
Fs ≥ 28 | Disable PLL auto state switch and put PLL in state 4 | 0xD1 | 0x0240 |
ADC Fs | FUNCTION | REGISTER ADDRESS | REGISTER DATA |
---|---|---|---|
Fs ≤ 24 | Disable PLL auto state switch and put PLL in state 1 | 0xD1 | 0x0040 |
18 ≤ Fs ≤ 48 | Disable PLL auto state switch and put PLL in state 2 | 0xD1 | 0x00C0 |
36 ≤ Fs ≤ 80 | Disable PLL auto state switch and put PLL in state 3 | 0xD1 | 0x0140 |
Fs ≥ 56 | Disable PLL auto state switch and put PLL in state 4 | 0xD1 | 0x0240 |
ADC Fs | FUNCTION | REGISTER ADDRESS | REGISTER DATA |
---|---|---|---|
Fs ≤ 48 | Disable PLL auto state switch and put PLL in state 1 | 0xD1 | 0x0040 |
36 ≤ Fs ≤ 80 | Disable PLL auto state switch and put PLL in state 2 | 0xD1 | 0x00C0 |
Fs ≥ 72 | Disable PLL auto state switch and put PLL in state 3 | 0xD1 | 0x0140 |
ADC Fs | FUNCTION | REGISTER ADDRESS | REGISTER DATA |
---|---|---|---|
Fs ≤ 80 | Disable PLL auto state switch and put PLL in state 1 | 0xD1 | 0x0040 |
72 ≤ Fs ≤ 80 | Disable PLL auto state switch and put PLL in state 2 | 0xD1 | 0x00C0 |