Home Clocks & timing Clock generators

CDCM6208

ACTIVE
Order now

2:8 Ultra Low Power, Low Jitter Clock Generator

Data sheet
Top
2:8 Ultra Low Power, Low Jitter Clock Generator

CDCM6208

ACTIVE
Data sheet Order now

Product details

Parameters

Function Ultra-low jitter clock generator Number of outputs 8 Output frequency (Max) (MHz) 800 VCC core (V) 3.3, 2.5, 1.8 VCC out (V) 3.3, 2.5, 1.8 Input type CML, LVCMOS, LVDS, LVPECL, XTAL Output type CML, HCSL, LVCMOS, LVDS, LVPECL Operating temperature range (C) -40 to 85 Features I2C, Pin programmable, SPI Rating Catalog open-in-new Find other Clock generators

Package | Pins | Size

VQFN (RGZ) 48 49 mm² 7 x 7 open-in-new Find other Clock generators

Features

  • Superior Performance With Low Power:
    • Low Noise Synthesizer (265 fs-rms Typical Jitter) or Low Noise Jitter Cleaner (1.6 ps-rms Typical Jitter)
    • 0.5-W Typical Power Consumption
    • High Channel-to-Channel Isolation and Excellent PSRR
    • Device Performance Customizable Through Flexible 1.8-V, 2.5-V and 3.3-V Power Supplies, Allowing Mixed Output Voltages
  • Flexible Frequency Planning:
    • 4x Integer Down-Divided Differential Clock Outputs Supporting LVPECL-Like, CML, or LVDS-Like Signaling
    • 4x Fractional or Integer Divided Differential Clock Outputs Supporting HCSL, LVDS-Like Signaling, or Eight CMOS Outputs
    • Fractional Output Divider Achieve 0 ppm to < 1 ppm Frequency Error and Eliminates Need for Crystal Oscillators and Other Clock Generators
    • Output Frequencies up to 800 MHz
  • Two Differential Inputs, XTAL Support, Ability for Smart Switching
  • SPI, I2C, and Pin Programmable
  • Professional User GUI for Quick Design Turnaround
  • 7 × 7 mm 48-VQFN package (RGZ)
  • –40°C to 85°C Temperature Range

All trademarks are the property of their respective owners.

open-in-new Find other Clock generators

Description

The CDCM6208 is a highly versatile, low jitter low power frequency synthesizer which can generate eight low jitter clock outputs, selectable between LVPECL-like high-swing CML, normal-swing CML, LVDS-like low-power CML, HCSL, or LVCMOS, from one of two inputs that can feature a low frequency crystal or CML, LVPECL, LVDS, or LVCMOS signals for a variety of wireless infrastructure baseband, Small Cells, wireline data communication, computing, low power medical imaging and portable test and measurement applications. The CDCM6208 also features an innovative fractional divider architecture for four of its outputs that can generate any frequency with better than 1ppm frequency accuracy. The CDCM6208 can be easily configured through I2C or SPI programming interface and in the absence of serial interface, pin mode is also available that can set the device in 1 of 32 distinct pre-programmed configurations using control pins.

 open-in-new Find other Clock generators
Download
Similar products you might be interested in
open-in-new Compare products
Same functionality but is not pin-for-pin or parametrically equivalent to the compared device:
LMK03806 ACTIVE Ultra-low jitter clock generator with 14 outputs Has Higher performance, more outputs compared to CDCM6208

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 12
Type Title Date
* Datasheet CDCM6208 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers datasheet (Rev. G) Jan. 09, 2018
Application notes How to measure Total Jitter (TJ) (Rev. B) Aug. 08, 2017
Selection guides Clock & Timing Solutions (Rev. C) Jan. 19, 2017
Technical articles The five benefits of multiple-personality clocking devices May 17, 2016
Technical articles How to select an optimal clocking solution for your FPGA-based design Dec. 09, 2015
Technical articles Timing is Everything: Understanding LVPECL and a newer LVPECL-like output driver Jan. 09, 2015
Selection guides Analog for Xilinx (R) FPGAs Selection Guide - 2015 (Rev. B) Jan. 07, 2015
Technical articles Clocking sampled systems to minimize jitter Jul. 31, 2014
Application notes Crystal or Crystal Oscillator Replacement with Silicon Devices Jun. 18, 2014
User guides CDCM6208 EVM User's Guide (Rev. A) Dec. 19, 2012
Application notes Driving the TLK10002 10Gpbs SERDES with the CDCM6208 Clock Generator Dec. 14, 2012
Application notes A Step by Step Guide on Using the MSP430 as a Bootloader for the CDCM6208VxEVM (Rev. A) Dec. 04, 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
$199.00
Description

The CDCM6208 is a highly versatile, low jitter low power frequency synthesizer which can generate eight clock outputs, selectable between LVPECL-like high-swing CML, normal-swing CML, LVDS-like low-power CML, HCSL, or LVCMOS, from one of two inputs that can feature a low frequency crystal or CML (...)

Features
  • Easy-to-use evaluation module to generate low phase noise clocks up to 800 MHz
  • Easy device programming via host-powered USB port or control pins
  • Rapid configuration through provided EVM Control Software
  • Can be powered from the USB port, or by an external 3.3V/2.5V/1.8V power supply
  • Single-ended or (...)
View details
EVALUATION BOARDS Download
document-generic User guide
$199.00
Description

The CDCM6208 is a highly versatile, low jitter low power frequency synthesizer which can generate eight clock outputs, selectable between LVPECL-like high-swing CML, normal-swing CML, LVDS-like low-power CML, HCSL, or LVCMOS, from one of two inputs that can feature a low frequency crystal or CML (...)

Features
  • Easy-to-use evaluation module to generate low phase noise clocks up to 800 MHz
  • Easy device programming via host-powered USB port or control pins
  • Rapid configuration through provided EVM Control Software
  • Can be powered from the USB port, or by an external 3.3V/2.5V/1.8V power supply
  • Single-ended or (...)
View details
DEVELOPMENT KITS Download
document-generic User guide
$699.00
Description

The K2G Evaluation Module (EVM) enables developers to immediately start evaluating the 66AK2Gx - 600MHz processor, and to accelerate the development of audio, industrial motor control, smart grid protection and other high reliability, real-time compute intensive applications.  Similar to (...)

Features
  • 66AK2G02 C66x DSP+ARM A15 Processor at 600MHz
  • 2-GByte DDR3L with ECC
  • TPS659118 PMIC
  • Audio and Serial expansion headers
  • Processor SDK Linux and TI-RTOS support
  • Supports Gigabit Ethernet
View details
DEVELOPMENT KITS Download
document-generic User guide
$699.00
Description

The EVMK2GX (also known as "K2G") 1GHz Evaluation Module (EVM) enables developers to immediately start evaluating the 66AK2Gx processor family, and to accelerate the development of audio, industrial motor control, smart grid protection and other high reliability, real-time compute intensive (...)

Features
  • 66AK2G12 C66x DSP+ARM A15 Processor at 1GHz
  • 2-GByte DDR3L with ECC
  • TPS65911A PMIC
  • Audio and serial expansion headers
  • Processor SDK Linux and TI-RTOS support
View details
DEVELOPMENT KITS Download
document-generic User guide
$1,049.00
Description

The K2G 1GHz High Secure Evaluation Module (EVM) enables developers to start  evaluating and testing the programming of the  high secure developmental version of the  66AK2Gx processor, and to accelerate the next stage of secure boot product development of audio and industrial real (...)

Features
  • 66AK2G12 C66x DSP+ARM A15 Processor at 1GHz
  • 2-GByte DDR3L with ECC
  • TPS65911A PMIC
  • Audio and serial expansion headers
  • Processor SDK Linux and TI-RTOS support
View details
GUIS FOR EVALUATION MODULES (EVM) Download
SCAC134D.ZIP (2469 KB)

Software development

CODE EXAMPLES & DEMOS Download
SLAC541.ZIP (40 KB)
FIRMWARE Download
SLAC550.ZIP (2 KB)

Design tools & simulation

SIMULATION MODELS Download
SCAM058.ZIP (241 KB) - IBIS Model

Reference designs

REFERENCE DESIGNS Download
66AK2Gx DSP + ARM Processor Audio Processing Reference Design
TIDEP0069 — This reference design is a reference platform based on the 66AK2Gx DSP + ARM processor  System-On-Chip (SoC) and companion AIC3106 Audio codec and enables a quick path to audio processing algorithm design and demonstration. This audio solution design includes real time application software (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
66AK2Gx DSP + ARM Processor Power Solution Reference Design
TIDEP0067 — This reference design is  based on the 66AK2Gx multicore System-on-Chip (SoC) processor and companion TPS65911 power management integrated circuit (PMIC) which includes power supplies and power sequencing for the 66AK2Gx processor in a single device. This power solution design also includes the (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
PCI Express PCB Design Considerations Reference Design for the K2G General Purpose EVM (GP EVM)
TIDEP0068 — PCI-Express provides for low pin-count, high reliability, and high-speed with data transfer at rates of up to 5.0 Gbps per lane, per direction, and an PCIe module is included on the TI 66AK2Gx DSP + ARM Processor system on chip (SoC).  This PCIe PCB design considerations reference design  (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
DDR ECC Reference Design to Improve Memory Reliability in 66AK2Gx-based Systems
TIDEP0070 — This reference design describes system considerations for Dual Data Rate (DDR) memory interface with Error Correcting Code (ECC) support in high-reliability applications, based on the 66AK2Gx Multicore DSP + ARM processor System-on-Chip (SoC).  It enables developers to implement a high (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
SDI Video Aggregation Reference Design
TIDA-00352 — This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is used (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
DisplayPort Video 4:1 Aggregation Reference Design
TIDA-00309 — This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
Gigabit Ethernet Link Aggregator Reference Design
TIDA-00269 — The Gigabit Ethernet Link Aggregator reference design features the TLK10081 device which is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems to reduce the number of physical links by multiplexing lower speed serial links into higher (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
Dual-channel XAUI to SFI Reference Design for Systems with Two or More SFP+ Optical Ports
TIDA-00234 — The TIDA-00234 XAUI to SFI reference design is intended for Enterprise and Service Provider Networking applications like Ethernet Switches and Routers that implement multiple 10G Ethernet compliant Optical (SFP+) ports. This reference design features the TLK10232 device which is the most compact (...)
document-generic Schematic document-generic User guide

CAD/CAE symbols

Package Pins Download
VQFN (RGZ) 48 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Training series

View all TI training and videos

Videos

Frequency planning and loop filter design using CDCE62005

Planning and loop filter design is now easy using the latest tools available in the CDCE62005 GUI.

Posted: 30-Mar-2011
Duration: 04:14

Frequency Planning Made Easy – Video for CDCE62005 GUI

Related videos