THS6132
- Low Total Power Consumption Increases ADSL Line Card Density (20 dBm on Line)
- 600 mW w/Active Termination (Full Bias)
- 530 mW w/Active Termination (Low Bias)
- Low MTPR of –74 dBc (All Bias Conditions)
- High Output Current of 500 mA (typ)
- Wide Supply Voltage Range of ±5 V to ±15 V [VCC(H)] and ±3.3 V to ±15 V [VCC(L)]
- Wide Output Voltage Swing of 43 Vpp Into 100-
Differential Load [VCC(H) = ±12 V] - Multiple Bias Modes Allow Low Quiescent Power Consumption for Short Line Lengths
- 160-mW/ch Full Bias Mode
- 135-mW/ch Mid Bias Mode
- 110-mW/ch Low Bias Mode
- 75-mW/ch Terminate Only Mode
- 13-mW/ch Shutdown Mode
- Low Noise for Increased Receiver Sensitivity
- 3.3 pA/
Hz Noninverting Current Noise - 9.5 pA/Hz Inverting Current Noise
- 3.5 nV/Hz Voltage Noise
- 3.3 pA/
- APPLICATIONS
- Ideal for Active Termination Full Rate ADSL DMT applications (20-dBm Line Power)
The THS6132 is a Class-G current feedback differential line driver ideal for full rate ADSL DMT systems. Its extremely low power consumption of 600 mW or lower is ideal for ADSL systems that must achieve high densities in ADSL central office rack applications. The unique patent pending architecture of the THS6132 allows the quiescent current to be much lower than existing line drivers while still achieving very high linearity. In addition, the multiple bias settings of the amplifiers allow for even lower power consumption for line lengths where the full performance of the amplifier is not required. The output voltage swing has been vastly improved over first generation Glass-G amplifiers and allows the use of lower power supply voltages that help conserve power. For maximum flexibility, the THS6132 can be configured in classical Class-AB mode requiring only as few as one power supply.
기술 문서
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | High Efficiency Class-G ADSL Line Driver datasheet (Rev. A) | 2003/02/27 | |
| E-book | The Signal e-book: A compendium of blog posts on op amp design topics | 2017/03/28 | ||
| Application note | Noise Analysis for High Speed Op Amps (Rev. A) | 2005/01/17 | ||
| Application note | Active Output Impedance for ADSL Line Drivers | 2002/11/26 | ||
| EVM User's guide | THS6132EVM User's Guide | 2002/11/14 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
| 패키지 | 핀 | 다운로드 |
|---|---|---|
| HLQFP (VFP) | 32 | 옵션 보기 |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치