THS6226A

활성

게이트 클래스 H 듀얼 포트 VDSL2 및 PLC 라인 드라이버

제품 상세 정보

Number of channels 2 Architecture DSL Line Driver, PLC Line Driver Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 10 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 12.6 BW at Acl (MHz) 97 Acl, min spec gain (V/V) 19 Vn at flatband (typ) (nV√Hz) 6.5 Vn at 1 kHz (typ) (nV√Hz) 12 Iq per channel (typ) (mA) 24.6 Vos (offset voltage at 25°C) (max) (mV) 10 Rail-to-rail No Features Adjustable BW/IQ/IOUT, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 Offset drift (typ) (µV/°C) 15 GBW (typ) (MHz) 97 Iout (typ) (mA) 383 2nd harmonic (dBc) 87 3rd harmonic (dBc) 83 Frequency of harmonic distortion measurement (MHz) 1
Number of channels 2 Architecture DSL Line Driver, PLC Line Driver Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 10 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 12.6 BW at Acl (MHz) 97 Acl, min spec gain (V/V) 19 Vn at flatband (typ) (nV√Hz) 6.5 Vn at 1 kHz (typ) (nV√Hz) 12 Iq per channel (typ) (mA) 24.6 Vos (offset voltage at 25°C) (max) (mV) 10 Rail-to-rail No Features Adjustable BW/IQ/IOUT, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 Offset drift (typ) (µV/°C) 15 GBW (typ) (MHz) 97 Iout (typ) (mA) 383 2nd harmonic (dBc) 87 3rd harmonic (dBc) 83 Frequency of harmonic distortion measurement (MHz) 1
VQFN (RHB) 32 25 mm² 5 x 5
  • Digitally-Adjustable Quiescent Current:
    9.4 mA to 24.8 mA
  • Bias Current Step: 1.0 mA
  • Independent Voltage Boost and Main Line Driver Disable
  • Low-Power Line Termination Mode
  • Full Capacitor Recharge: 200 µs
  • Low Input Voltage Noise Density:
    6.5 nV/√Hz Input-Referred Voltage Noise
  • Low MTPR Distortion:
    70 dB with +19.8 dBm G.993.2—Profile 8b
  • –83-dBc HD3 (1 MHz, 60-Ω Differential)
  • High Output Current: 383 mA into 60 Ω
  • Wide Output Swing: 40 VPP (+12-V, 60-Ω Differential Load with a 1:1.4 Transformer)
  • Wide Bandwidth: 97 MHz
  • Port-to-Port Separation: 90 dB at 1 MHz
  • PSRR: 70 dB at 1 MHz for Good Isolation
  • Digitally-Adjustable Quiescent Current:
    9.4 mA to 24.8 mA
  • Bias Current Step: 1.0 mA
  • Independent Voltage Boost and Main Line Driver Disable
  • Low-Power Line Termination Mode
  • Full Capacitor Recharge: 200 µs
  • Low Input Voltage Noise Density:
    6.5 nV/√Hz Input-Referred Voltage Noise
  • Low MTPR Distortion:
    70 dB with +19.8 dBm G.993.2—Profile 8b
  • –83-dBc HD3 (1 MHz, 60-Ω Differential)
  • High Output Current: 383 mA into 60 Ω
  • Wide Output Swing: 40 VPP (+12-V, 60-Ω Differential Load with a 1:1.4 Transformer)
  • Wide Bandwidth: 97 MHz
  • Port-to-Port Separation: 90 dB at 1 MHz
  • PSRR: 70 dB at 1 MHz for Good Isolation

The THS6226A is a dual-port, class H, current-feedback architecture, differential line driver amplifier system ideal for xDSL systems. The device is targeted for use in very-high-bit-rate digital subscriber line 2 (VDSL2) line driver systems that enable native DTM signals while supporting greater than +20.5-dBm line power (up to 8.5 MHz) with good linearity, supporting the G.993.2 VDSL2 8b profile. The device is also fast enough to support central-office transmissions of +14.5-dBm line power up to 30 MHz.

The unique architecture of the device allows quiescent current to be minimal while still achieving very high linearity. Differential distortion, under full bias conditions, is –91 dBc at 1 MHz and reduces to only –75 dBc at 5 MHz. Fixed multiple bias settings of the amplifiers offer enhanced power savings for line lengths where the full performance of the amplifier is not required. To allow for even more flexibility and power savings on all profiles, quiescent current is digitally adjustable from 7.6 mA to 23 mA with a bias current step of 1.0 mA. For systems where additional power savings while not transmitting are desired, the device can be used in its line termination mode to maintain impedance matching.

The wide output swing on +12-V power supplies, coupled with excellent current drive, allows for wide dynamic headroom, keeping distortion minimal. The device is available in a VQFN-32 PowerPAD™ package.

The THS6226A is a dual-port, class H, current-feedback architecture, differential line driver amplifier system ideal for xDSL systems. The device is targeted for use in very-high-bit-rate digital subscriber line 2 (VDSL2) line driver systems that enable native DTM signals while supporting greater than +20.5-dBm line power (up to 8.5 MHz) with good linearity, supporting the G.993.2 VDSL2 8b profile. The device is also fast enough to support central-office transmissions of +14.5-dBm line power up to 30 MHz.

The unique architecture of the device allows quiescent current to be minimal while still achieving very high linearity. Differential distortion, under full bias conditions, is –91 dBc at 1 MHz and reduces to only –75 dBc at 5 MHz. Fixed multiple bias settings of the amplifiers offer enhanced power savings for line lengths where the full performance of the amplifier is not required. To allow for even more flexibility and power savings on all profiles, quiescent current is digitally adjustable from 7.6 mA to 23 mA with a bias current step of 1.0 mA. For systems where additional power savings while not transmitting are desired, the device can be used in its line termination mode to maintain impedance matching.

The wide output swing on +12-V power supplies, coupled with excellent current drive, allows for wide dynamic headroom, keeping distortion minimal. The device is available in a VQFN-32 PowerPAD™ package.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기3
유형 직함 날짜
* Data sheet THS6226A Gated-Class H, Dual-Port VDSL2 Line Driver datasheet (Rev. A) PDF | HTML 2014/05/22
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017/03/28
Application note Noise Analysis for High Speed Op Amps (Rev. A) 2005/01/17

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
패키지 다운로드
VQFN (RHB) 32 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상