首頁 介面 乙太網路 IC 乙太網路重定時器、訊號調節器和多工器緩衝器

DS280DF810

現行

28 Gbps 多速率 8 通道重定時器

產品詳細資料

Type Retimer Mux Number of channels 8 Speed (max) (Gbpp) 28.4 Input compatibility AC-coupling, CML Protocols 100G-CR, 100GbE, CDFP, CFP2/CFP4, IEEE802.3bj, Infiniband EDR, OIF-CEi-25G-LR/MR/SR/VSR/CR, QSFP28 Operating temperature range (°C) -40 to 85
Type Retimer Mux Number of channels 8 Speed (max) (Gbpp) 28.4 Input compatibility AC-coupling, CML Protocols 100G-CR, 100GbE, CDFP, CFP2/CFP4, IEEE802.3bj, Infiniband EDR, OIF-CEi-25G-LR/MR/SR/VSR/CR, QSFP28 Operating temperature range (°C) -40 to 85
FCCSP (ABV) 135 104 mm² 13 x 8 FCCSP (ABW) 135 104 mm² 13 x 8
  • Octal-channel multi-rate retimer with integrated signal conditioning
  • All channels lock independently from 20.2Gbps to 28.4Gbps (including sub-rates like 10.1376Gbps, 10.3125Gbps, 12.5Gbps, and more)
  • Ultra-low latency: <500 ps typical for 28.4Gbps data rate
  • Single power supply, No Low-Jitter Reference Clock Required, and Integrated AC coupling capacitors to reduce board routing complexity and BOM cost
  • Integrated 2×2 cross point
  • Adaptive continuous time linear equalizer (CTLE)
  • Adaptive decision feedback equalizer (DFE)
  • Low-jitter transmitter with 3-Tap FIR Filter
  • Combined equalization supporting 35+dB channel loss at 12.9GHz; 30+dB channel loss at 14GHz
  • Adjustable transmit amplitude: 205mVppd to 1225mVppd (typical)
  • On-chip eye opening monitor (EOM), PRBS pattern checker/generator
  • Small 8.00mm × 13.00mm BGA package with easy flow-through routing
  • Unique pinout allows routing high-speed signals underneath the package
  • Pin-compatible repeater available
  • Extended temperature range: −40 °C to 85 °C
  • Octal-channel multi-rate retimer with integrated signal conditioning
  • All channels lock independently from 20.2Gbps to 28.4Gbps (including sub-rates like 10.1376Gbps, 10.3125Gbps, 12.5Gbps, and more)
  • Ultra-low latency: <500 ps typical for 28.4Gbps data rate
  • Single power supply, No Low-Jitter Reference Clock Required, and Integrated AC coupling capacitors to reduce board routing complexity and BOM cost
  • Integrated 2×2 cross point
  • Adaptive continuous time linear equalizer (CTLE)
  • Adaptive decision feedback equalizer (DFE)
  • Low-jitter transmitter with 3-Tap FIR Filter
  • Combined equalization supporting 35+dB channel loss at 12.9GHz; 30+dB channel loss at 14GHz
  • Adjustable transmit amplitude: 205mVppd to 1225mVppd (typical)
  • On-chip eye opening monitor (EOM), PRBS pattern checker/generator
  • Small 8.00mm × 13.00mm BGA package with easy flow-through routing
  • Unique pinout allows routing high-speed signals underneath the package
  • Pin-compatible repeater available
  • Extended temperature range: −40 °C to 85 °C

The DS280DF810 is an eight-channel multi-rate Retimer with integrated signal conditioning. It is used to extend the reach and robustness of long, lossy, crosstalk-impaired high-speed serial links while achieving a bit error rate (BER) of 10-15 or less.

Each channel of the DS280DF810 independently locks to serial data rates in a continuous range from 20.2Gbps to 28.4Gbps or to any supported sub-rate (÷2 and ÷4), including key data rates such as 10.1376Gbps, 10.3125Gbps, and 12.5Gbps, which allows the DS280DF810 to support individual lane Forward Error Correction (FEC) pass-through.

Integrated physical AC coupling capacitors (TX and RX) eliminate the need for external capacitors on the PCB. The DS280DF810 has a single power supply and minimal need for external components. These features reduce PCB routing complexity and BOM cost.

The advanced equalization features of the DS280DF810 include a low-jitter 3-tap transmit finite impulse response (FIR) filter, an adaptive continuous-time linear equalizer (CTLE), and an adaptive decision feedback equalizer (DFE). This enables reach extension for lossy interconnect and backplanes with multiple connectors and crosstalk. The integrated CDR function is an excellent choice for front-port optical module applications to reset the jitter budget and retimer the high-speed serial data. The DS280DF810 implements 2x2 cross-point on each channel pair, providing the host with both lane crossing and fanout options.

The DS280DF810 can be configured either via the SMBus or through an external EEPROM. Up to 16 devices can share a single EEPROM. A non-disruptive on-chip eye monitor and a PRBS generator and checker allow for in-system diagnostics.

The DS280DF810 is an eight-channel multi-rate Retimer with integrated signal conditioning. It is used to extend the reach and robustness of long, lossy, crosstalk-impaired high-speed serial links while achieving a bit error rate (BER) of 10-15 or less.

Each channel of the DS280DF810 independently locks to serial data rates in a continuous range from 20.2Gbps to 28.4Gbps or to any supported sub-rate (÷2 and ÷4), including key data rates such as 10.1376Gbps, 10.3125Gbps, and 12.5Gbps, which allows the DS280DF810 to support individual lane Forward Error Correction (FEC) pass-through.

Integrated physical AC coupling capacitors (TX and RX) eliminate the need for external capacitors on the PCB. The DS280DF810 has a single power supply and minimal need for external components. These features reduce PCB routing complexity and BOM cost.

The advanced equalization features of the DS280DF810 include a low-jitter 3-tap transmit finite impulse response (FIR) filter, an adaptive continuous-time linear equalizer (CTLE), and an adaptive decision feedback equalizer (DFE). This enables reach extension for lossy interconnect and backplanes with multiple connectors and crosstalk. The integrated CDR function is an excellent choice for front-port optical module applications to reset the jitter budget and retimer the high-speed serial data. The DS280DF810 implements 2x2 cross-point on each channel pair, providing the host with both lane crossing and fanout options.

The DS280DF810 can be configured either via the SMBus or through an external EEPROM. Up to 16 devices can share a single EEPROM. A non-disruptive on-chip eye monitor and a PRBS generator and checker allow for in-system diagnostics.

下載 觀看有字幕稿的影片 影片
索取更多資訊

提供 IBIS AMI 模型、裝置編程指南和裝置 GUI 設定檔。立即索取

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 8
類型 標題 日期
* Data sheet DS280DF810 28Gbps Multi-Rate 8-Channel Retimer datasheet (Rev. B) PDF | HTML 2024年 2月 1日
Application note Implementing Pin Compatible Ethernet Redrivers and Retimers PDF | HTML 2024年 10月 28日
Application note Optimal Implementation of 25G-28G Ethernet Retimers versus Redrivers (Rev. B) PDF | HTML 2023年 5月 1日
Application note Ethernet, Clock and Data Recovery, and Temperature Optimization PDF | HTML 2022年 7月 29日
Application note DS2X0DF810 Junction Temperature Readback and Temperature Lock Range (TLR) Extens PDF | HTML 2021年 5月 24日
More literature Advanced Signal Conditioning Made Easy and Efficient 2017年 1月 12日
Analog Design Journal Green box testing: A method for optimizing high-speed serial links 2016年 7月 21日
Application note Understanding EEPROM Programming for 25G and 28G Repeaters and Retimers 2016年 1月 13日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS280DF810EVM — 28 Gbps 多速率 8 通道重定時器評估模組

DS280DF810EVM 可輕鬆評估 28Gbps 重定時器 DS280DF810。使用者需要透過 Huber+Suhner 1x8 MXP 連接器,為 EVM 提供電源和高速流量。不包含 Huber+Suhner 纜線。

使用者可以透過板載 USB2ANY 連線及 EVM 軟體來評估裝置功能,例如訊號偵測、等化設定、Tx 輸出設定、EEPROM 檔案產生及其他暫存器功能。

使用指南: PDF
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
參考設計

TIDA-00427 — 雙埠 100GbE/40GbE/10GbE QSFP28 訊號調節器參考設計

這項經過驗證的參考設計為適用於前連接埠 QSFP28 的訊號調整解決方案,支援兩個符合 100G-CR4/SR4/LR4、40G-CR4/SR4/LR4 及 10G SFF-8431 要求的 100GbE 連接埠。此設計適用於光學和被動/主動銅纜。該設計可實現 Switch ASIC 與前端連接埠 QSFP28 之間的延伸連接,這通常是機架頂端 (ToR) 交換器的最外側連接埠或 QSFP28 線卡的附加夾層實作所必需。此參考設計可讓使用者彈性地從 DS280BR810 中繼器升級至接腳相容的 DS250DF810 重定時器。
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
FCCSP (ABV) 135 Ultra Librarian
FCCSP (ABW) 135 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片