ADC3221 Dual-Channel, 12-Bit, 25-MSPS Analog-to-Digital Converter (ADC) | TI.com

ADC3221
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.
Dual-Channel, 12-Bit, 25-MSPS Analog-to-Digital Converter (ADC)

 

Description

The ADC322x are a high-linearity, ultra-low power, dual-channel, 12-bit, 25-MSPS to 125-MSPS, analog-to-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock architecture design and the SYSREF input enables complete system synchronization. The ADC322x family supports serial low-voltage differential signaling (LVDS) in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. Optionally, a one-wire serial LVDS interface is available. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 12-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.

Features

  • Dual channel
  • 12-Bit resolution
  • Single supply: 1.8 V
  • Serial LVDS interface (SLVDS)
  • Flexible input clock buffer with divide-by-1, -2, -4
  • SNR = 70.2 dBFS, SFDR = 87 dBc at
    fIN = 70 MHz
  • Ultra-low power consumption:
    • 116 mW/Ch at 125 MSPS
  • Channel isolation: 105 dB
  • Internal dither and chopper
  • Support for multi-chip synchronization
  • Pin-to-pin compatible with 14-Bit version
  • Package: VQFN-48 (7 mm × 7 mm)

All trademarks are the property of their respective owners.

Parametrics

Compare all products in High-speed ADCs (>10MSPS) Email Download to Excel
Part number Order Sample rate (Max) (MSPS) Features Resolution (Bits) Number of input channels SNR (dB) ENOB (Bits) SFDR (dB) Power consumption (Typ) (mW) Input range (Vp-p) Interface Operating temperature range (C) Analog input BW (MHz) Input buffer Package Group Package size: mm2:W x L (PKG) Rating Architecture
ADC3221 Order now 25     Low Power     12     2     71.2     11.5     96     120     2     Serial LVDS     -40 to 85     540     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADC3222 Order now 50     Low Power     12     2     71.1     11.5     95     148     2     Serial LVDS     -40 to 85     540     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADC3223 Order now 80     Low Power     12     2     70.9     11.5     95     183     2     Serial LVDS     -40 to 85     540     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADC3224 Order now 125     Low Power     12     2     70.8     11.4     95     232     2     Serial LVDS     -40 to 85     540     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADC3241 Order now 25     Low Power     14     2     73.8     11.9     94     120     2     Serial LVDS     -40 to 85     540     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)