ADS4125 12-Bit, 125-MSPS Analog-to-Digital Converter (ADC) | TI.com

ADS4125 (ACTIVE) 12-Bit, 125-MSPS Analog-to-Digital Converter (ADC)

 

Description

The ADS412x and ADS414x devices are lower-sampling speed variants in the ADS41xx family of analog-to-digital converters (ADCs). These devices use innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8-V supply. The devices are well-suited for multi-carrier, wide bandwidth communications applications.

The ADS412x and ADS414x devices have fine gain options that can be used to improve SFDR performance at lower full-scale input ranges, especially at high input frequencies. They include a dc offset correction loop that can be used to cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled down power with no loss in performance.

The ADS412x and ADS414x devices are available in a compact VQFN-48 package and are specified over the industrial temperature range (–40°C to +85°C).

Features

  • Ultra-Low Power With 1.8-V Single Supply:
    • 103-mW Total Power at 65 MSPS
    • 153-mW Total Power at 125 MSPS
  • High Dynamic Performance:
    • SNR: 72.2 dBFS at 170 MHz
    • SFDR: 81 dBc at 170 MHz
  • Dynamic Power Scaling With Sample Rate
  • Idle Channel SNR 74.8 dBFS (ADS414x)
  • Output Interface:
    • Double Data Rate (DDR) LVDS With Programmable Swing and Strength:
      • Standard Swing: 350 mV
      • Low Swing: 200 mV
      • Default Strength: 100-Ω Termination
      • 2x Strength: 50-Ω Termination
    • 1.8-V Parallel CMOS Interface Also Supported
  • Programmable Gain up to 6 dB for SNR, SFDR Trade-Off
  • DC Offset Correction
  • Supports Low Input Clock Amplitude Down to 200 mVPP

All trademarks are the property of their respective owners.

Parametrics

Compare all products in High-speed ADCs (>10MSPS) Email Download to Excel
Part number Order Sample rate (Max) (MSPS) Features Resolution (Bits) Number of input channels SNR (dB) ENOB (Bits) SFDR (dB) Power consumption (Typ) (mW) Input range (Vp-p) Interface Operating temperature range (C) Analog input BW (MHz) Input buffer Package Group Package size: mm2:W x L (PKG) Rating Architecture
ADS4125 Order now 125     Low Power     12     1     70.9     11.4     88     136     2     DDR LVDS
Parallel CMOS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS4122 Order now 65     Low Power     12     1     70.9     11.4     88     95     2     DDR LVDS
Parallel CMOS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS4126 Order now 160     Low Power     12     1     70.5     11.33     83     200     2     DDR LVDS
Parallel CMOS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS4128 Order now 200     Low Power     12     1     69     11.2     85     212     2     DDR LVDS
Parallel CMOS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS4129 Order now 250     Low Power     12     1     70.4     11.27     80     265     2     DDR LVDS
Parallel CMOS