Home Power management Multi-channel ICs (PMICs)
Home
Power management
Multi-channel ICs (PMICs)

TPS65216

ACTIVE

Integrated power management (PMIC) for ARM® Cortex™-A8/A9 SOCs and FPGAs

Order now
Data sheet

TPS65216

ACTIVE
Data sheet Order now

Product details

Regulated outputs (#) 5 Vin (Min) (V) 1.8 Vin (Max) (V) 5.5 Iout (Max) (A) 1.8 Rating Catalog LDO 1 Iq (Typ) (mA) 0.22 Features Dynamic Voltage Scaling, Eco-mode, I2C Control, Over Current Protection, Power Good, Power Sequencing, Power Supply and System Monitoring, Thermal Shutdown, UVLO Adjustable Processor name Sitara AMIC110, Sitara AMIC120, Sitara AM335x, Sitara AM43x Processor supplier Texas Instruments Shutdown current (ISD) (Typ) (uA) 5 Switching frequency (Typ) (kHz) 2400 Configurability Factory programmable, Software configurable
Regulated outputs (#) 5 Vin (Min) (V) 1.8 Vin (Max) (V) 5.5 Iout (Max) (A) 1.8 Rating Catalog LDO 1 Iq (Typ) (mA) 0.22 Features Dynamic Voltage Scaling, Eco-mode, I2C Control, Over Current Protection, Power Good, Power Sequencing, Power Supply and System Monitoring, Thermal Shutdown, UVLO Adjustable Processor name Sitara AMIC110, Sitara AMIC120, Sitara AM335x, Sitara AM43x Processor supplier Texas Instruments Shutdown current (ISD) (Typ) (uA) 5 Switching frequency (Typ) (kHz) 2400 Configurability Factory programmable, Software configurable
VQFN (RSL) 48 36 mm² 6 x 6
  • Three Adjustable Step-Down Converters With Integrated Switching FETs (DCDC1, DCDC2, and DCDC3):
    • DCDC1: 1.1-V Default, up to 1.8 A
    • DCDC2: 1.1-V Default, up to 1.8 A
    • DCDC3: 1.2-V Default, up to 1.8 A
    • VIN Range From 3.6 V to 5.5 V
    • Adjustable Output Voltage Range 0.85 V to 1.675 V (DCDC1 and DCDC2)
    • Adjustable Output Voltage Range 0.9 V to 3.4 V (DCDC3)
    • Power Save Mode at Light Load Current
    • 100% Duty Cycle for Lowest Dropout
    • Active Output-Discharge When Disabled
  • One Adjustable Buck-Boost Converter With Integrated Switching FETs (DCDC4):
    • DCDC4: 3.3-V Default, up to 1.6 A
    • VIN Range from 3.6 V to 5.5 V
    • Adjustable Output Voltage Range from 1.175 V to 3.4 V
    • Active Output-Discharge When Disabled
  • Adjustable General-Purpose LDO (LDO1)
    • LDO1: 1.8-V Default up to 400 mA
    • VIN Range from 1.8 V to 5.5 V
    • Adjustable Output Voltage Range from 0.9 V to 3.4 V
    • Active Output-Discharge When Disabled
  • High-Voltage Load Switch (LS) With 100-mA or 500-mA Selectable Current Limit
    • VIN Range From 1.8 V to 10 V
    • 500-mΩ (Max) Switch Impedance
  • Supervisor With Built-in Supervisor Function Monitors
    • DCDC1, DCDC2 ±4% Tolerance
    • DCDC3, DCDC4 ±5% Tolerance
    • LDO1 ±5% Tolerance
  • Protection, Diagnostics, and Control:
    • Undervoltage Lockout (UVLO)
    • Always-on Push-Button Monitor
    • Overtemperature Warning and Shutdown
    • I2C Interface (Address 0x24) (See Timing Requirements for I2C Operation at 400 kHz)
  • Three Adjustable Step-Down Converters With Integrated Switching FETs (DCDC1, DCDC2, and DCDC3):
    • DCDC1: 1.1-V Default, up to 1.8 A
    • DCDC2: 1.1-V Default, up to 1.8 A
    • DCDC3: 1.2-V Default, up to 1.8 A
    • VIN Range From 3.6 V to 5.5 V
    • Adjustable Output Voltage Range 0.85 V to 1.675 V (DCDC1 and DCDC2)
    • Adjustable Output Voltage Range 0.9 V to 3.4 V (DCDC3)
    • Power Save Mode at Light Load Current
    • 100% Duty Cycle for Lowest Dropout
    • Active Output-Discharge When Disabled
  • One Adjustable Buck-Boost Converter With Integrated Switching FETs (DCDC4):
    • DCDC4: 3.3-V Default, up to 1.6 A
    • VIN Range from 3.6 V to 5.5 V
    • Adjustable Output Voltage Range from 1.175 V to 3.4 V
    • Active Output-Discharge When Disabled
  • Adjustable General-Purpose LDO (LDO1)
    • LDO1: 1.8-V Default up to 400 mA
    • VIN Range from 1.8 V to 5.5 V
    • Adjustable Output Voltage Range from 0.9 V to 3.4 V
    • Active Output-Discharge When Disabled
  • High-Voltage Load Switch (LS) With 100-mA or 500-mA Selectable Current Limit
    • VIN Range From 1.8 V to 10 V
    • 500-mΩ (Max) Switch Impedance
  • Supervisor With Built-in Supervisor Function Monitors
    • DCDC1, DCDC2 ±4% Tolerance
    • DCDC3, DCDC4 ±5% Tolerance
    • LDO1 ±5% Tolerance
  • Protection, Diagnostics, and Control:
    • Undervoltage Lockout (UVLO)
    • Always-on Push-Button Monitor
    • Overtemperature Warning and Shutdown
    • I2C Interface (Address 0x24) (See Timing Requirements for I2C Operation at 400 kHz)

The TPS65216 is a single chip, power-management IC (PMIC) specifically designed to support the AMIC110, AMIC120, AM335x, and AM437x line of processors in line-powered (5 V) applications. The device is characterized across a –40°C to +105°C temperature range, making it suitable for various industrial applications.

The TPS65216 is specifically designed to provide power management for all the functionalities of the AMIC110, AMIC120, AM335x, and AM437x. The DC/DC converters DCDC1 through DCDC4 are intended to power the core, MPU, DDR memory, and 3.3-V analog and I/O, respectively. LDO1 provides the 1.8-V analog and I/O for the processor. GPIO2 allows for warm reset of the DCDC1 and DCDC2 converters. The I2C interface allows the user to enable and disable all voltage regulators, the load switch, and GPIOs. Additionally, UVLO and supervisor voltage thresholds, power-up sequence, and power-down sequence can be programmed through I2C. Interrupts for overtemperature, overcurrent, and undervoltage can be monitored as well. The supervisor monitors DCDC1 through DCDC4 and LDO1. The supervisor has two settings, one for typical undervoltage tolerance (STRICT = 0b), and one for tight undervoltage and overvoltage tolerances (STRICT = 1b). A power-good signal indicates proper regulation of the five voltage regulators.

Three hysteretic step-down converters are targeted at providing power for the processor core, MPU, and DDRx memory. The default output voltages for each converter can be adjusted through the I2C interface. DCDC1 and DCDC2 feature dynamic voltage scaling to provide power at all operating points of the processor. DCDC1 and DCDC2 also have programmable slew rates to help protect processor components. DCDC3 remains powered while the processor is in sleep mode to maintain power to DDRx memory.

The TPS65216 device is available in a 48-pin VQFN package (6 mm × 6 mm, 0.4-mm pitch).

The TPS65216 is a single chip, power-management IC (PMIC) specifically designed to support the AMIC110, AMIC120, AM335x, and AM437x line of processors in line-powered (5 V) applications. The device is characterized across a –40°C to +105°C temperature range, making it suitable for various industrial applications.

The TPS65216 is specifically designed to provide power management for all the functionalities of the AMIC110, AMIC120, AM335x, and AM437x. The DC/DC converters DCDC1 through DCDC4 are intended to power the core, MPU, DDR memory, and 3.3-V analog and I/O, respectively. LDO1 provides the 1.8-V analog and I/O for the processor. GPIO2 allows for warm reset of the DCDC1 and DCDC2 converters. The I2C interface allows the user to enable and disable all voltage regulators, the load switch, and GPIOs. Additionally, UVLO and supervisor voltage thresholds, power-up sequence, and power-down sequence can be programmed through I2C. Interrupts for overtemperature, overcurrent, and undervoltage can be monitored as well. The supervisor monitors DCDC1 through DCDC4 and LDO1. The supervisor has two settings, one for typical undervoltage tolerance (STRICT = 0b), and one for tight undervoltage and overvoltage tolerances (STRICT = 1b). A power-good signal indicates proper regulation of the five voltage regulators.

Three hysteretic step-down converters are targeted at providing power for the processor core, MPU, and DDRx memory. The default output voltages for each converter can be adjusted through the I2C interface. DCDC1 and DCDC2 feature dynamic voltage scaling to provide power at all operating points of the processor. DCDC1 and DCDC2 also have programmable slew rates to help protect processor components. DCDC3 remains powered while the processor is in sleep mode to maintain power to DDRx memory.

The TPS65216 device is available in a 48-pin VQFN package (6 mm × 6 mm, 0.4-mm pitch).
open-in-new Find other Multi-channel ICs (PMICs)
Download

Similar products you might be interested in

open-in-new Compare products
Pin-for-pin with same functionality to the compared device.
TPS65218D0 ACTIVE Integrated power management (PMIC) for ARM® Cortex™-A8/A9 SOCs and FPGAs Drop in replacement with higher functionality
Similar functionality to the compared device.
NEW TPS65219 PREVIEW Integrated power management (PMIC) for ARM Cortex - A53 processors and FPGAs

TPS65219 has higher current capability, more LDOs, supports lower output voltages, has no Buck-Boost and a smaller package size

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet TPS65216 Power Management IC (PMIC) With 4 DC/DC Converters, 1 LDO, and Integrated Power Sequencing datasheet (Rev. A) PDF | HTML 13 Dec 2019
Application note AM335x PMIC Selection Guide (Rev. A) 19 Sep 2019
User guide Powering AMIC110, AMIC120, AM335x, and AM437x with TPS65216 11 Apr 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

TPS65218EVM-100 — TPS65218 Evaluation Module

The TPS65218EVM is a fully assembled platform for evaluating the performance of the TPS65218 power management device.

User guide: PDF | HTML
Not available on TI.com
Simulation model

TPS65218xx PSpice Transient Model

SLDM022.ZIP (1460 KB) - PSpice Model
Download
Reference designs

TIDA-010011 — High efficiency power supply architecture reference design for protection relay processor module

This reference design showcases various power architectures for generating multiple voltage rails for an application processor module, requiring >1A load current and high efficiency . The required power supply is generated using 5-, 12- or 24-V DC input from the backplane. Power supplies are (...)
Design guide: PDF
Schematic: PDF
Package Pins Download
VQFN (RSL) 48 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos