66AK2G12

Name: 66AK2G12
Brand: TI
SKU: 66AK2G12
Price: 41.446 USD

AKTIV

Hochleistungs-Multicore-DSP+Arm – 1x Arm A15-Kerne, 1x C66x-DSP-Kerne

Jetzt bestellen

Datenblatt

document-pdfAcrobat 66AK2G1x Multicore DSP+Arm KeyStone II System-on-Chip (SoC) datasheet (Rev. F) (Englisch) PDF | HTML

Benutzerhandbücher

document-pdfAcrobat
66AK2Gx Multicore DSP + ARM Keystone II System-on-Chip (SOC) TRM (Rev. I) (Englisch)

Fehlerverzeichnis

document-pdfAcrobat
66AK2G1x Errata (Rev. B) (Englisch)

66AK2G12

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

CPU

1 Arm Cortex-A15

Frequency (MHz)

600, 1000

Coprocessors

C66x DSP

Display type

1 LCD

PCIe

1 PCIe Gen 2

Hardware accelerators

Industrial communications subsystem, Programable real-time unit, Security Accelerator

Features

Networking

Operating system

Linux, RTOS

Security

Cryptographic acceleration, Secure boot, Secure storage

Rating

Catalog

Operating temperature range (°C)

-40 to 125

CPU

1 Arm Cortex-A15

Frequency (MHz)

600, 1000

Coprocessors

C66x DSP

Display type

1 LCD

PCIe

1 PCIe Gen 2

Hardware accelerators

Industrial communications subsystem, Programable real-time unit, Security Accelerator

Features

Networking

Operating system

Linux, RTOS

Security

Cryptographic acceleration, Secure boot, Secure storage

Rating

Catalog

Operating temperature range (°C)

-40 to 125

FCCSP (ABY)

625

441 mm² 21 x 21

Processor cores:
Arm^® Cortex^®-A15 microprocessor unit (Arm A15) subsystem at up to 1000 MHz
- Supports full Implementation of Armv7-A architecture instruction set
- Integrated SIMDv2 (Arm^® Neon™ Technology) and VFPv4 (Vector Floating Point)
- 32KB of L1 program memory
- 32KB of L1 data memory
- 512KB of L2 memory
- Error Correction Code (ECC) protection for L1 data memory ECC for L2 memory
- Parity protection for L1 program memory
- Global Timebase Counter (GTC)
  - 64-Bit free-running counter that provides timebase for Arm A15 internal timers
  - Compliant to Armv7 MPCore Architecture for Generic Timers
C66x fixed- and floating-point VLIW DSP subsystem at up to 1000 MHz
- Fully object-code compatible With C67x+ and C64x+ cores
- 32KB of L1 program memory
- 32KB of L1 data memory
- 1024KB of L2 configurable as L2 RAM or cache
- Error detection for L1 program memory
- ECC for L1 data memory
- ECC for L2 data memory
Industrial subsystem:
Up to Two Programmable Real-Time Unit and Industrial Communication Subsystems (PRU-ICSS), each supports:
- Two Programmable Real-Time Units (PRUs) with enhanced multiplier and accumulator, each PRU supports:
  - 16KB of program memory With ECC
  - 8KB of data memory With ECC
  - CRC32 and CRC16 hardware accelerator
  - 20 × enhanced GPIO
  - Serial Capture Unit (SCU), supporting direct connection, 16-bit parallel capture, 28-bit shift, MII_RT, EnDat 2.2 protocol and Sigma-Delta demodulation
  - Scratch pad and XFR direct connect
- 64KB of general-purpose memory With ECC
- One Ethernet MII_RT module with two MII ports configurable for connection with each PRU; supports multiple industrial communication protocols
- Industrial Ethernet Peripheral (IEP) to manage and generate industrial Ethernet functions
- Built-In Universal Asynchronous Receiver and Transmitter (UART) 16550, with a dedicated 192-MHz clock to support 12-Mbps PROFIBUS^®
- Built-In industrial Ethernet 64-Bit timer
- Built-In enhanced capture module (eCAP)
Memory subsystem:
Multicore Shared Memory Controller (MSMC) with 1024KB of shared L2 RAM
- Provides high-performance interconnect to internal shared SRAM and DDR EMIF for both Arm A15 and C66x Access
- Supports Arm I/O coherency where Arm A15 is cache coherent to other system masters accessing the MSMC-SRAM or DDR EMIF
- Supports ECC on SRAM
Up to 36-Bit DDR External Memory Interface (EMIF)
- Supports DDR3L at up to 1066 MT/s
- Supports 4-GB memory address range
- Supports 32-Bit SDRAM data bus with 4-bit ECC
- Supports 16-Bit and 32-Bit SDRAM data bus without ECC
General-Purpose Memory Controller (GPMC)
- Flexible 8- and 16-Bit asynchronous memory interface with up to four chip selects
- Supports NOR, Muxed-NOR, SRAM
- Supports general-purpose memory-port expansion with the following modes:
  - Asynchronous read and write access
  - Asynchronous read page access (4-, 8-, 16-Word16)
  - Synchronous read and write access
  - Synchronous read burst access without wrap capability (4-, 8-, 16-Word16)
Network Subsystem (NSS):
Ethernet MAC (EMAC) subsystem
- One-port Gigabit Ethernet: RMII, MII, RGMII
- Supports 10-, 100-, 1000-Mbps full duplex
- Supports 10-, 100-Mbps half duplex
- Supports Ethernet Audio Video Bridging (eAVB)
- Maximum frame size 2016 Bytes (2020 Bytes with VLAN)
- Eight priority level QOS support (802.1p)
- IEEE 1588v2 (2008 Annex D, Annex E, and
  Annex F) to facilitate Audio Video Bridging 802.1AS Precision Time Protocol (PTP)
- CPTS module with timestamping support for IEEE 1588v2
- DSCP priority mapping (IPv4 and IPv6)
- MDIO module for PHY management
- Enhanced statistics collection
Navigator Subsystem (NAVSS)
- Built-In packet DMA controller for optimized network processing
- Built-In Queue Manager (QM) for optimized network processing
  - Supports up to 128 queues
  - 2048 buffers supported in internal queue RAM
Crypto Engine (SA) supports:
- Crypto Function Library for AES, DES, 3DES, SHA1, MD5, SHA2-224 and SHA2-256 Operations
- Block data encryption supported through hardware cores
  - AES with 128-, 192-, and 256-Bit Key supports
  - DES and 3DES with 1, 2, or 3 Different Key support
- Programmable Mode Control Engine (MCE)
- Public Key Accelerator (PKA) with elliptic curve cryptography
- Elliptic Curve Diffie–Hellman (ECDH) based key exchange and digital signature (ECDSA) applications
- Authentication for SHA1, MD5, SHA2-224 and SHA2-256
- Keyed HMAC operation through hardware core
- True Random Number Generator (TRNG)
Display Subsystem:
Supports one video pipe with in-loop scaling, color space
Conversion and background color overlay
Input data format: BITMAP, RGB16, RGB24, RGB32, ARGB16, ARGB32, YUV420, YUV422, and RGB565-A8
Supported display interfaces:
- MIPI^® DPI 2.0 parallel interface
- RFBI (MIPI-DBI 2.0) up to QVGA at 30fps
- BT.656 4:2:2
- BT.1120 4:2:2 up to 1920 × 1080 at 30fps
In-loop scaling capability
LCD interface supports:
- Active Matrix (TFT)
- Passive Matrix (STN)
- Grayscale
- TDM
- AC Bias Control
- Dither
- CPR
Asynchronous Audio Sample Rate Converter (ASRC)
High performance asynchronous sample rate converter with 140 dB Signal-to-Noise (SNR)
Up to 8 stereo streams (16 audio channels)
Automatically sensing / detection of input sample frequencies
Attenuation of sampling clock jitter
16-, 18-, 20-, 24-Bit data input/output
Audio sample rates from 8 kHz to 216 kHz
Input/output sampling ratios from 16:1 to 1:16
Group mode, where multiple ASRC blocks use the same timing loop for input or output
Linear phase FIR filter
Controllable soft mute
Independent clock generator, and rate and stamp generator, for each input and output clock zone
Separate DMA events for input and output, for each channel and group
High-speed serial interfaces:
PCI Express^® 2.0 port with integrated PHY:
- Single lane Gen2-compliant port
- Root Complex (RC) and End Point (EP) modes
Up to two USB 2.0 High-Speed dual-role ports with Integrated PHYs, support:
- Dual-role-device (DRD) Capability with:
  - USB 2.0 peripheral (or device) at
    HS (480Mbps) and FS (12Mbps) speeds
  - USB 2.0 host at HS (480Mbps),
    FS (12Mbps), and LS (1.5Mbps) speeds
  - USB 2.0 static peripheral and static host operations
- xHCI controller with the following features:
  - Compatible to the xHCI specification (revision 1.1) in host mode
  - All modes of transfer (control, bulk, interrupt, and isochronous)
  - 15 transmit (TX), 15 receive (RX) endpoints (EPs), and one bidirectional endpoint (EP0)
Flash media interfaces:
QSPI™ with XIP and up to four chip selects, supports:
- Memory-mapped direct mode of operation for performing FLASH data transfers and executing code from FLASH memory (XIP)
- Supports up to 96 MHz
- Internal SRAM buffer with ECC
- High speed read data capture mechanism
Two Multimedia Card (MMC) and Secure Digital (SD) ports
- Supports JEDEC JESD84 v4.5-A441 and SD3.0 physical layer with SDA3.00 standards
- MMC0 supports 3.3-V I/O for:
  - SD DS and HS mode
  - eMMC mode HS-SDR
    up to 48 MHz
- MMC1 supports 1.8-V I/O modes for eMMC, including HS-SDR and DDR at up to 48 MHz with 4- and 8-Bit bus width
Audio peripherals:
Three Multichannel Audio Serial Port (McASP) peripherals
- Transmit and receive clocks up to 50 MHz
- Two independent clock zones and independent transmit and receive clocks per McASP
- Up to 16-, 10-, 6-serial data pins for McASP0, McASP1, and McASP2, respectively
- Supports TDM, I2S, and similar formats
- Supports DIT mode
- Built-In FIFO buffers for optimized system traffic
Multichannel Buffered Serial Port (McBSP)
- Transmit and receive clocks up to 50 MHz
- Two clock zones and two serial-data pins
- Supports TDM, I2S, and similar formats
Real-time control interfaces:
Six Enhanced High Resolution Pulse Width Modulation (eHRPWM) Modules, Each Counter supports:
- Dedicated 16-Bit Time-Base with Period and Frequency Control
- Two independent PWM outputs with single edge operation
- Two independent PWM outputs with dual-edge symmetric operation
- One independent PWM output with dual-edge asymmetric operation
Two 32-Bit Enhanced Capture Modules (eCAP):
- Supports one capture input or one auxiliary PWM output configuration options
- 4-Event time-stamp registers (Each 32-Bits)
- Interrupt on either of the four events
Three 32-Bit Enhanced Quadrature Pulse Encoder Modules (eQEP), each supports:
- Quadrature decoding
- Position counter and control unit for position measurement
- Unit time base for speed and frequency measurement
General connectivity:
Two Controller Area Network (CAN) Ports
- Supports CAN v2.0 Part A, B (ISO 11898-1) protocol
- Bit rates up to 1 Mbps
- Dual clock source
- ECC protection for message RAM
One Media Local Bus (MLB)
- Supports both 3-pin (up to MOST50, 1024 × Fs) and 6-pin (up to MOST150, 2048 × Fs) versions of MediaLB^® Physical layer specification v4.2
- Supports all types of data transfer over 64 logical channels (synchronous stream, isochronous, asynchronous packet, control message)
- Supports 3-wire MOST 150 protocol
Three Inter-Integrated Circuit (I²C) interfaces, each supports:
- Standard (up to 100 kHz) and
  Fast (up to 400 kHz) modes
- 7-Bit addressing mode
- Supports EEPROM size up to 4Mbit
Four Serial Peripheral Interfaces (SPI), each supports:
- Operates at up to 50 MHz in master mode and 25 MHz in slave mode
- Two chip selects
Three UART interfaces
- All UARTs are 16C750-compatible and operate at up to 3M baud
- UART0 supports 8 pins with full modem control, with DSR, DTR, DCD, and RI signals
- UART1 and UART2 are 4-pin interfaces
General-Purpose I/O (GPIO)
- Up to 212 GPIOs muxed with other interfaces
- Can be configured as interrupt pins
Timers and miscellaneous modules:
Seven 64-Bit timers:
- Two 64-Bit timers dedicated to Arm A15 and DSP cores (one timer per core)
  - Watchdog and General-Purpose (GP)
- Four 64-Bit timers are shared for general purposes
- Each 64-Bit timer can be configured as two individual 32-Bit timers
- One 64-Bit timer dedicated for PMMC
- Two timers input/output pin pairs
Interprocessor communication with:
- Message manager to facilitate multiprocessor access to the PMMC:
  - Provides hardware acceleration for pushing and popping messages to/from logical queues
  - Supports up to 64 queues and 128 messages
- Semaphore module with up to 64 independent semaphores and 16 masters (device cores)
EDMA with 128 (2 × 64) channels and
1024 (2 × 512) PaRAM entries
Keystone II System on Chip (SoC) architecture:
Security
- Supports General-Purpose (GP) and High-Secure (HS) devices
- Supports secure boot
- Supports customer secondary keys
- 4KB of One-Time Programmable (OTP) ROM for customer keys
Power management
- Integrated Power Management Microcontroller (PMMC) technology
Supports primary boot from UART, I²C, SPI, GPMC, SD or eMMC, USB device firmware upgrade v1.1, PCIe^®, and Ethernet interfaces
Keystone II debug architecture with integrated Arm CoreSight™ support and trace capability
Operating Temperature (T_J):
–40°C to 125°C (Industrial Extended)
–40°C to 105°C (Extended)
0°C to 90°C (Commercial)

Processor cores:
Arm^® Cortex^®-A15 microprocessor unit (Arm A15) subsystem at up to 1000 MHz
- Supports full Implementation of Armv7-A architecture instruction set
- Integrated SIMDv2 (Arm^® Neon™ Technology) and VFPv4 (Vector Floating Point)
- 32KB of L1 program memory
- 32KB of L1 data memory
- 512KB of L2 memory
- Error Correction Code (ECC) protection for L1 data memory ECC for L2 memory
- Parity protection for L1 program memory
- Global Timebase Counter (GTC)
  - 64-Bit free-running counter that provides timebase for Arm A15 internal timers
  - Compliant to Armv7 MPCore Architecture for Generic Timers
C66x fixed- and floating-point VLIW DSP subsystem at up to 1000 MHz
- Fully object-code compatible With C67x+ and C64x+ cores
- 32KB of L1 program memory
- 32KB of L1 data memory
- 1024KB of L2 configurable as L2 RAM or cache
- Error detection for L1 program memory
- ECC for L1 data memory
- ECC for L2 data memory
Industrial subsystem:
Up to Two Programmable Real-Time Unit and Industrial Communication Subsystems (PRU-ICSS), each supports:
- Two Programmable Real-Time Units (PRUs) with enhanced multiplier and accumulator, each PRU supports:
  - 16KB of program memory With ECC
  - 8KB of data memory With ECC
  - CRC32 and CRC16 hardware accelerator
  - 20 × enhanced GPIO
  - Serial Capture Unit (SCU), supporting direct connection, 16-bit parallel capture, 28-bit shift, MII_RT, EnDat 2.2 protocol and Sigma-Delta demodulation
  - Scratch pad and XFR direct connect
- 64KB of general-purpose memory With ECC
- One Ethernet MII_RT module with two MII ports configurable for connection with each PRU; supports multiple industrial communication protocols
- Industrial Ethernet Peripheral (IEP) to manage and generate industrial Ethernet functions
- Built-In Universal Asynchronous Receiver and Transmitter (UART) 16550, with a dedicated 192-MHz clock to support 12-Mbps PROFIBUS^®
- Built-In industrial Ethernet 64-Bit timer
- Built-In enhanced capture module (eCAP)
Memory subsystem:
Multicore Shared Memory Controller (MSMC) with 1024KB of shared L2 RAM
- Provides high-performance interconnect to internal shared SRAM and DDR EMIF for both Arm A15 and C66x Access
- Supports Arm I/O coherency where Arm A15 is cache coherent to other system masters accessing the MSMC-SRAM or DDR EMIF
- Supports ECC on SRAM
Up to 36-Bit DDR External Memory Interface (EMIF)
- Supports DDR3L at up to 1066 MT/s
- Supports 4-GB memory address range
- Supports 32-Bit SDRAM data bus with 4-bit ECC
- Supports 16-Bit and 32-Bit SDRAM data bus without ECC
General-Purpose Memory Controller (GPMC)
- Flexible 8- and 16-Bit asynchronous memory interface with up to four chip selects
- Supports NOR, Muxed-NOR, SRAM
- Supports general-purpose memory-port expansion with the following modes:
  - Asynchronous read and write access
  - Asynchronous read page access (4-, 8-, 16-Word16)
  - Synchronous read and write access
  - Synchronous read burst access without wrap capability (4-, 8-, 16-Word16)
Network Subsystem (NSS):
Ethernet MAC (EMAC) subsystem
- One-port Gigabit Ethernet: RMII, MII, RGMII
- Supports 10-, 100-, 1000-Mbps full duplex
- Supports 10-, 100-Mbps half duplex
- Supports Ethernet Audio Video Bridging (eAVB)
- Maximum frame size 2016 Bytes (2020 Bytes with VLAN)
- Eight priority level QOS support (802.1p)
- IEEE 1588v2 (2008 Annex D, Annex E, and
  Annex F) to facilitate Audio Video Bridging 802.1AS Precision Time Protocol (PTP)
- CPTS module with timestamping support for IEEE 1588v2
- DSCP priority mapping (IPv4 and IPv6)
- MDIO module for PHY management
- Enhanced statistics collection
Navigator Subsystem (NAVSS)
- Built-In packet DMA controller for optimized network processing
- Built-In Queue Manager (QM) for optimized network processing
  - Supports up to 128 queues
  - 2048 buffers supported in internal queue RAM
Crypto Engine (SA) supports:
- Crypto Function Library for AES, DES, 3DES, SHA1, MD5, SHA2-224 and SHA2-256 Operations
- Block data encryption supported through hardware cores
  - AES with 128-, 192-, and 256-Bit Key supports
  - DES and 3DES with 1, 2, or 3 Different Key support
- Programmable Mode Control Engine (MCE)
- Public Key Accelerator (PKA) with elliptic curve cryptography
- Elliptic Curve Diffie–Hellman (ECDH) based key exchange and digital signature (ECDSA) applications
- Authentication for SHA1, MD5, SHA2-224 and SHA2-256
- Keyed HMAC operation through hardware core
- True Random Number Generator (TRNG)
Display Subsystem:
Supports one video pipe with in-loop scaling, color space
Conversion and background color overlay
Input data format: BITMAP, RGB16, RGB24, RGB32, ARGB16, ARGB32, YUV420, YUV422, and RGB565-A8
Supported display interfaces:
- MIPI^® DPI 2.0 parallel interface
- RFBI (MIPI-DBI 2.0) up to QVGA at 30fps
- BT.656 4:2:2
- BT.1120 4:2:2 up to 1920 × 1080 at 30fps
In-loop scaling capability
LCD interface supports:
- Active Matrix (TFT)
- Passive Matrix (STN)
- Grayscale
- TDM
- AC Bias Control
- Dither
- CPR
Asynchronous Audio Sample Rate Converter (ASRC)
High performance asynchronous sample rate converter with 140 dB Signal-to-Noise (SNR)
Up to 8 stereo streams (16 audio channels)
Automatically sensing / detection of input sample frequencies
Attenuation of sampling clock jitter
16-, 18-, 20-, 24-Bit data input/output
Audio sample rates from 8 kHz to 216 kHz
Input/output sampling ratios from 16:1 to 1:16
Group mode, where multiple ASRC blocks use the same timing loop for input or output
Linear phase FIR filter
Controllable soft mute
Independent clock generator, and rate and stamp generator, for each input and output clock zone
Separate DMA events for input and output, for each channel and group
High-speed serial interfaces:
PCI Express^® 2.0 port with integrated PHY:
- Single lane Gen2-compliant port
- Root Complex (RC) and End Point (EP) modes
Up to two USB 2.0 High-Speed dual-role ports with Integrated PHYs, support:
- Dual-role-device (DRD) Capability with:
  - USB 2.0 peripheral (or device) at
    HS (480Mbps) and FS (12Mbps) speeds
  - USB 2.0 host at HS (480Mbps),
    FS (12Mbps), and LS (1.5Mbps) speeds
  - USB 2.0 static peripheral and static host operations
- xHCI controller with the following features:
  - Compatible to the xHCI specification (revision 1.1) in host mode
  - All modes of transfer (control, bulk, interrupt, and isochronous)
  - 15 transmit (TX), 15 receive (RX) endpoints (EPs), and one bidirectional endpoint (EP0)
Flash media interfaces:
QSPI™ with XIP and up to four chip selects, supports:
- Memory-mapped direct mode of operation for performing FLASH data transfers and executing code from FLASH memory (XIP)
- Supports up to 96 MHz
- Internal SRAM buffer with ECC
- High speed read data capture mechanism
Two Multimedia Card (MMC) and Secure Digital (SD) ports
- Supports JEDEC JESD84 v4.5-A441 and SD3.0 physical layer with SDA3.00 standards
- MMC0 supports 3.3-V I/O for:
  - SD DS and HS mode
  - eMMC mode HS-SDR
    up to 48 MHz
- MMC1 supports 1.8-V I/O modes for eMMC, including HS-SDR and DDR at up to 48 MHz with 4- and 8-Bit bus width
Audio peripherals:
Three Multichannel Audio Serial Port (McASP) peripherals
- Transmit and receive clocks up to 50 MHz
- Two independent clock zones and independent transmit and receive clocks per McASP
- Up to 16-, 10-, 6-serial data pins for McASP0, McASP1, and McASP2, respectively
- Supports TDM, I2S, and similar formats
- Supports DIT mode
- Built-In FIFO buffers for optimized system traffic
Multichannel Buffered Serial Port (McBSP)
- Transmit and receive clocks up to 50 MHz
- Two clock zones and two serial-data pins
- Supports TDM, I2S, and similar formats
Real-time control interfaces:
Six Enhanced High Resolution Pulse Width Modulation (eHRPWM) Modules, Each Counter supports:
- Dedicated 16-Bit Time-Base with Period and Frequency Control
- Two independent PWM outputs with single edge operation
- Two independent PWM outputs with dual-edge symmetric operation
- One independent PWM output with dual-edge asymmetric operation
Two 32-Bit Enhanced Capture Modules (eCAP):
- Supports one capture input or one auxiliary PWM output configuration options
- 4-Event time-stamp registers (Each 32-Bits)
- Interrupt on either of the four events
Three 32-Bit Enhanced Quadrature Pulse Encoder Modules (eQEP), each supports:
- Quadrature decoding
- Position counter and control unit for position measurement
- Unit time base for speed and frequency measurement
General connectivity:
Two Controller Area Network (CAN) Ports
- Supports CAN v2.0 Part A, B (ISO 11898-1) protocol
- Bit rates up to 1 Mbps
- Dual clock source
- ECC protection for message RAM
One Media Local Bus (MLB)
- Supports both 3-pin (up to MOST50, 1024 × Fs) and 6-pin (up to MOST150, 2048 × Fs) versions of MediaLB^® Physical layer specification v4.2
- Supports all types of data transfer over 64 logical channels (synchronous stream, isochronous, asynchronous packet, control message)
- Supports 3-wire MOST 150 protocol
Three Inter-Integrated Circuit (I²C) interfaces, each supports:
- Standard (up to 100 kHz) and
  Fast (up to 400 kHz) modes
- 7-Bit addressing mode
- Supports EEPROM size up to 4Mbit
Four Serial Peripheral Interfaces (SPI), each supports:
- Operates at up to 50 MHz in master mode and 25 MHz in slave mode
- Two chip selects
Three UART interfaces
- All UARTs are 16C750-compatible and operate at up to 3M baud
- UART0 supports 8 pins with full modem control, with DSR, DTR, DCD, and RI signals
- UART1 and UART2 are 4-pin interfaces
General-Purpose I/O (GPIO)
- Up to 212 GPIOs muxed with other interfaces
- Can be configured as interrupt pins
Timers and miscellaneous modules:
Seven 64-Bit timers:
- Two 64-Bit timers dedicated to Arm A15 and DSP cores (one timer per core)
  - Watchdog and General-Purpose (GP)
- Four 64-Bit timers are shared for general purposes
- Each 64-Bit timer can be configured as two individual 32-Bit timers
- One 64-Bit timer dedicated for PMMC
- Two timers input/output pin pairs
Interprocessor communication with:
- Message manager to facilitate multiprocessor access to the PMMC:
  - Provides hardware acceleration for pushing and popping messages to/from logical queues
  - Supports up to 64 queues and 128 messages
- Semaphore module with up to 64 independent semaphores and 16 masters (device cores)
EDMA with 128 (2 × 64) channels and
1024 (2 × 512) PaRAM entries
Keystone II System on Chip (SoC) architecture:
Security
- Supports General-Purpose (GP) and High-Secure (HS) devices
- Supports secure boot
- Supports customer secondary keys
- 4KB of One-Time Programmable (OTP) ROM for customer keys
Power management
- Integrated Power Management Microcontroller (PMMC) technology
Supports primary boot from UART, I²C, SPI, GPMC, SD or eMMC, USB device firmware upgrade v1.1, PCIe^®, and Ethernet interfaces
Keystone II debug architecture with integrated Arm CoreSight™ support and trace capability
Operating Temperature (T_J):
–40°C to 125°C (Industrial Extended)
–40°C to 105°C (Extended)
0°C to 90°C (Commercial)

66AK2G1x is a family of heterogeneous multicore System-on-Chip (SoC) devices based on TI’s field-proven Keystone II (KS2) architecture. These devices address applications that require both DSP and Arm performance, with integration of high-speed peripheral and memory interfaces, hardware acceleration for network and cryptography functions, and high-level operating systems (HLOS) support.

Similar to existing KS2-based SoC devices, the 66AK2G1x enables both the DSP and Arm cores to master all memory and peripherals in the system. This architecture facilitates maximum software flexibility where either DSP- or Arm-centric system designs can be achieved.

The 66AK2G1x significantly improves device reliability by extensively implementing error correction code (ECC) in processor cores, shared memory, embedded memory in modules, and external memory interfaces. Full analysis of soft error rate (SER) and power-on-hours (POH) shows that the designated 66AK2G1x parts satisfy a wide range of industrial requirements.

Accompanied by the new Processor SDK, the 66AK2G1x development platform enables unprecedented ease-of-use with main line open source Linux, Code Composer Studio™ (CCS) - Integrated Development Environment (IDE), a wide range of OS-independent device drivers, as well as TI-RTOS that enables seamless task management across processor cores. The device also features advanced debug and trace technology with the latest innovations from TI and Arm, such as system trace and seamless integration of the Arm CoreSight components.

Secure boot can also be made available for anticloning and illegal software update protection. For more information about secure boot, contact your TI sales representative.

filter

Andere Audio- & Radar-DSP-SoCs suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 42

	Typ	Titel		Datum
*	Data sheet	66AK2G1x Multicore DSP+Arm KeyStone II System-on-Chip (SoC) datasheet (Rev. F)	PDF \| HTML	10 Dez 2019
*	Errata	66AK2G1x Errata (Rev. B)		20 Jun 2018
*	User guide	66AK2Gx Multicore DSP + ARM Keystone II System-on-Chip (SOC) TRM (Rev. I)		18 Apr 2019
	Application note	Industrial Communication Protocols Supported on TI Processors and MCUs (Rev. F)	PDF \| HTML	03 Sep 2025
	Application note	High-Speed Interface Layout Guidelines (Rev. J)	PDF \| HTML	24 Feb 2023
	Application note	PRU-ICSS Feature Comparison (Rev. G)	PDF \| HTML	11 Okt 2022
	Application note	DDR3 Design Requirements for KeyStone Devices (Rev. D)	PDF \| HTML	07 Jul 2022
	Application note	Keystone Error Detection and Correction EDC ECC (Rev. A)		25 Jun 2021
	Application note	How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A)	PDF \| HTML	19 Mai 2021
	Application note	Using DSPLIB FFT Implementation for Real Input and Without Data Scaling	PDF \| HTML	11 Jun 2019
	Application note	KeyStone II DDR3 interface bring-up		07 Mär 2019
	White paper	Designing professional audio mixers for every scenario		28 Jun 2018
	Design guide	DDR ECC Reference Design to Improve Memory Reliability in 66AK2Gx-Based Systems (Rev. B)		12 Jun 2018
	Application note	66AK2G1x: EVMK2GX General-Purpose EVM Power Distribution Network Analysis		14 Mär 2018
	User guide	PRU Assembly Instruction User Guide		16 Feb 2018
	Application note	66AK2G12 Power Consumption Summary		09 Feb 2018
	Application note	66AK2G12 Power Estimation Tool		19 Jan 2018
	User guide	TPS65911A User’s Guide for 66AK2G12 Processor (Rev. A)		18 Dez 2017
	User guide	66AK2Gx Hardware Design Guide (Rev. A)		14 Nov 2017
	User guide	66AK2Gx BGA Escape Routing Stackup (Rev. A)		14 Nov 2017
	Application note	66AK2Gx Schematic Checklist (Rev. A)		14 Nov 2017
	User guide	K2G General Purpose Evaluation Module (EVMK2G) TRM (Rev. A)		20 Sep 2017
	White paper	Designing Embedded Systems for High Reliability With 66AK2Gx (Rev. A)		28 Aug 2017
	White paper	Getting personal with the 66AK2Gx SoC (Rev. A)		02 Aug 2017
	More literature	K2G General-Purpose (GP) EVM Quick Start Guide (Rev. A)		27 Jul 2017
	White paper	Voice as the user interface – a new era in speech processing white Paper		09 Mai 2017
	Application note	Processor SDK RTOS Audio Benchmark Starter Kit		12 Apr 2017
	User guide	K2G Industrial Communications Engine (K2G ICE)		28 Feb 2017
	More literature	K2G Industrial Communications Engine (ICE) Quick Start Guide		02 Feb 2017
	User guide	TPS659118 User’s Guide for 66AK2G02 Processor		02 Mai 2016
	Application note	SERDES Link Commissioning on KeyStone I and II Devices		13 Apr 2016
	More literature	K2G Audio Daughter Card Quick Start Guide		14 Mär 2016
	White paper	Multicore SoCs stay a step ahead of SoC FPGAs		23 Feb 2016
	Application note	TI DSP Benchmarking		13 Jan 2016
	Application note	Keystone II DDR3 Debug Guide		16 Okt 2015
	Application note	Keystone II DDR3 Initialization		26 Jan 2015
	Application note	Hardware Design Guide for KeyStone II Devices		24 Mär 2014
	User guide	C66x CorePac User's Guide (Rev. C)		28 Jun 2013
	Application note	Introduction to TMS320C6000 DSP Optimization		06 Okt 2011
	White paper	Software and Hardware Design Challenges Due to Dynamic Raw NAND Market		19 Mai 2011
	User guide	C66x CPU and Instruction Set Reference Guide		09 Nov 2010
	User guide	C66x DSP Cache User's Guide		09 Nov 2010

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Tochterkarte

AUDK2G — 66AK2Gx-(K2G)-Audio-Tochterkarte

Die K2G-Audio-Tochterkarte ist für den Betrieb in Verbindung mit dem K2G-Universal-EVM (EVMK2G) oder EVMK2GX ausgelegt und EVMK2G oder EVMK2GX ist für den Betrieb der Audio-Tochterkarte erforderlich. Mit der Tochterkarte können Mehrfachkanal-Audioanwendungen wie A/V-Empfänger, Soundbars, (...)

Benutzerhandbuch: PDF

Nicht verfügbar auf TI.com

Entwicklungskit

EVMK2GX — 66AK2Gx 1-GHz-Evaluierungsmodul

Das 1-GHz-Evaluierungsmodul (EVM) EVMK2GX (auch als „K2G“ bekannt) ermöglicht Entwicklern den schnellen Einstieg in die Evaluierung der 66AK2Gx-Prozessorfamilie und die beschleunigte Entwicklung von Audio-, industriellen Motorsteuerungen, Smart-Grid-Schutz und anderen hochzuverlässigen, (...)

Benutzerhandbuch: PDF

Nicht verfügbar auf TI.com

Entwicklungskit

EVMK2GXS — 66AK2Gx (K2G) 1 GHz, hochsicherers Evaluierungsmodul

Das hochsichere K2G 1-GHz-Evaluierungsmodul (EVM) ermöglicht Entwicklern den Einstieg in die Evaluierung und das Testen der Programmierung der hochsicheren Entwicklungsversion des 66AK2Gx-Prozessors und die Beschleunigung der nächsten Stufe der Secure-Boot-Produktentwicklung von Audio- und (...)

Benutzerhandbuch: PDF

Anfordern

Software-Entwicklungskit (SDK)

PROCESSOR-SDK-LINUX-K2G — Linux Processor SDK for K2Gx

Processor SDK (Software Development Kit) is a unified software platform for TI embedded processors providing easy setup and fast out-of-the-box access to benchmarks and demos. All releases of Processor SDK are consistent across TI’s broad portfolio, allowing developers to seamlessly reuse and (...)

Unterstützte Produkte und Hardware

Produkte

Audio- & Radar-DSP-SoCs

66AK2G12 — Hochleistungs-Multicore-DSP+Arm – 1x Arm A15-Kerne, 1x C66x-DSP-Kerne

Download-Optionen

Software-Entwicklungskit (SDK)

PROCESSOR-SDK-LINUX-RT-K2G — Linux-RT Processor SDK for K2G

Unterstützte Produkte und Hardware

Produkte

Audio- & Radar-DSP-SoCs

66AK2G12 — Hochleistungs-Multicore-DSP+Arm – 1x Arm A15-Kerne, 1x C66x-DSP-Kerne

Download-Optionen

Software-Entwicklungskit (SDK)

PROCESSOR-SDK-RTOS-K2G — TI-RTOS Processor SDK for K2Gx (No design support from TI available. Refer to Overview- RTOS Highlights for details.)

Unterstützte Produkte und Hardware

Produkte

Audio- & Radar-DSP-SoCs

66AK2G12 — Hochleistungs-Multicore-DSP+Arm – 1x Arm A15-Kerne, 1x C66x-DSP-Kerne

Download-Optionen

Treiber oder Bibliothek

AEC-AER — Acoustic echo cancellation/removal for TI C64x+, C674x, C55x and Cortex®-A8 processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

Unterstützte Produkte und Hardware

Produkte

Audio- & Radar-DSP-SoCs

66AK2G12 — Hochleistungs-Multicore-DSP+Arm – 1x Arm A15-Kerne, 1x C66x-DSP-Kerne

DM505 — SoC für Vision Analytics 15mm-Gehäuse

SM320C6201-EP — Optimierter Festpunkt-DSP C6201

SM320C6415-EP — Optimierter Festkomma-DSP C6415

SM320C6424-EP — Verbessertes Produkt, C6424 Festkomma-DSP

SM320C6455-EP — Optimierter Festkomma-DSP C6455

SM320C6472-HIREL — Hochzuverlässiger 6 Core C6472 Festkomma-DSP

SM320C6678-HIREL — Hochzuverlässiges Produkt mit hoher Leistung, 8-Kern-C6678 Fest- und Gleitkomma-DSP

SM320C6701 — Single-Core-C67x-Fließkomma-DSP für militärische Anwendungen – bis zu 167 MHz

SM320C6701-EP — Verbessertes Produkt – C6701 Fließkomma-DSP

SM320C6711D-EP — Verbessertes Produkt – C6711D Fließkomma-DSP

SM320C6712D-EP — Verbessertes Produkt– C6712D-DSP

SM320C6713B-EP — Verbessertes Produkt – C6713-Fließkomma-DSP

SM320C6727B — Militärtauglicher C6727B-Gleitkomma-DSP

SM320C6727B-EP — Verbessertes Produkt – C6727-Fließkomma-DSP

SMJ320C6201B — Digitaler Festkomma-Signalprozessor, Militäranwendungen

SMJ320C6203 — C62x Festkomma-DSP in militärischer Qualität – Keramikgehäuse

SMJ320C6415 — C64x Festkomma-DSP in militärischer Qualität – Keramikgehäuse

SMJ320C6701 — C67-Fließkomma-DSP in Militärqualität – Keramikgehäuse

SMJ320C6701-SP — Raumfahrttauglicher C6701 Gleitkomma-DSP – strahlungstolerant, Klasse V mit Keramikgehäuse

SMV320C6727B-SP — Raumfahrttauglicher C6727B Gleitkomma-DSP – strahlungstolerant, Klasse V mit Keramikgehäuse

TMS320C5517 — Energieeffizienter C55x Festkomma-DSP – bis zu 200MHz, USB, LCD-Schnittstelle, FFT HWA, SAR ADC

TMS320C5532 — C55x-Festkomma-DSP mit geringem Stromverbrauch – bis zu 100 MHz

TMS320C5533 — C55x-Festkomma-DSP mit geringem Stromverbrauch, bis zu 100 MHz, USB

TMS320C5534 — C55x Festkomma-DSP – bis zu 100 MHz, USB, LCD-Schnittstelle mit geringem Stromverbrauch

TMS320C5535 — Energieeffizienter C55x Festkomma-DSP – bis zu 100MHz, USB, LCD-Schnittstelle, FFT HWA, SAR ADC

TMS320C6202B — C62x Festkomma-DSP – bis zu 300 MHz, 384 KB

TMS320C6203B — C62x Festpunkt-DSP – bis zu 300 MHz, 896 KB

TMS320C6204 — Digitaler Festkomma-Signalprozessor

TMS320C6205 — Digitaler Festkomma-Signalprozessor

TMS320C6211B — C62x Festkomma-DSP – bis zu 167MHz

TMS320C6414 — C64x Festkomma-DSP – bis zu 720MHz, McBSP

TMS320C6415 — C64x Festkomma-DSP – bis zu 720MHz, McBSP, PCI

TMS320C6416 — C64x Festkomma-DSP – bis zu 720MHz, McBSP, PCI, VCP/TCP

TMS320C6421Q — C64x+ Festkomma-DSP – bis zu 600 MHz, 8 Bit EMIFA, 16-Bit DDR2

TMS320C6424Q — C64x+ Festkomma-DSP – bis zu 600 MHz, 16/8-Bit EMIFA, 32/16 Bit DDR2

TMS320C6454 — C64x+ Festkomma-DSP – bis zu 1 GHz, 64-Bit EMIFA, 32/16 Bit DDR2, 1 Gbps-Ethernet

TMS320C6457 — Digitaler Signalprozessor für die Kommunikationsinfrastruktur

TMS320C6701 — C67x Fließkomma-DSP – bis zu 167MHz, McBSP

TMS320C6711D — C67x-Fließkomma-DSP – bis zu 250 MHz, McBSP, 32-Bit-EMIFA

TMS320C6712D — C67x-Fließkomma-DSP – bis zu 150 MHz, McBSP, 16-Bit-EMIFA

TMS320C6720 — C67x Fließkomma-DSP – 200 MHz, McASP, 16-Bit-EMIFA

TMS320C6722B — C67x Fließkomma-DSP – bis zu 250 MHz, McASP, 16-Bit-EMIFA

TMS320C6726B — C67x Fließkomma-DSP – bis zu 266 MHz, McASP, 16-Bit-EMIFA

TMS320C6727 — C67x Fließkomma-DSP – bis zu 250 MHz, McASP, 32-Bit-EMIFA

TMS320C6727B — C67x Fließkomma-DSP – bis zu 350 MHz, McASP, 32-Bit-EMIFA

TMS320C6743 — Energieeffizienter C674x-Fließkomma-DSP – 375 MHz

TMS320C6745 — C674x Fließkomma-DSP mit geringem Stromverbrauch – 456MHz, QFP

TMS320C6747 — C674x Fließkomma-DSP mit geringem Stromverbrauch – 456 MHz, PBGA

Multimedia- & Industrienetzwerk-SoCs

TMS320DM6441 — DaVinci Digital-Media-System-on-Chip

TMS320DM6467T — System-on-Chip für digitale Medien

TMS320DM647 — Digitaler Medienprozessor

SoC-Fahrassistenzsysteme

TMS320DM642Q — Digitaler Festkomma-Signalprozessor für Video/Bildgebung

TMS320DM6431Q — Digitaler Medienprozessor, bis zu 2400 MIPS, 300-MHz-Taktrate

TMS320DM6435Q — Digitaler Medienprozessor, bis zu 4800 MIPS, 600 MHz Taktrate, 1 McASP, 1 McBSP

TMS320DM6437Q — Digitaler Medienprozessor, bis zu 4800 MIPS, 600-MHz-Taktrate, 1 McASP, 2 McBSP

Download-Optionen

Treiber oder Bibliothek

FAXLIB — FAX library (FAXLIB) for C66x, C64x+ and C55x processors