FPC401
- Supports Control Signal Management and I2C Aggregation Across Four Ports
- Combine Multiple FPC401s to Control 56 Total Ports Through a Single Host Interface
- Eliminates Need for Discrete I2C Muxes, LED Drivers, and High-Pin-Count FPGA/CPLD Control Devices
- Reduces PCB Routing Complexity by Handling All Low-Speed Control Signals Close to the Port
- Selectable I2C (Up to 1 MHz) or SPI (Up to 10 MHz) Host Control Interface
- Automatic Pre-Fetching of Critical, User-Specified Data From the Modules
- Low Single-Port and Multi-Port Read/Write Latency: <50 µs for SPI Mode, <400 µs for I2C Mode
- Broadcast Mode Allows Writes to All Ports Simultaneously Across All FPC401 Controllers
- Advanced LED Features for Port Status Indication, Including Programmable Blinking and Dimming
- Customizable Interrupt Events
- Separate Host-Side I/O Voltage: 1.8-V to 3.3-V
- Small QFN Package Enabling Placement on Bottom Side of PCB Underneath Ports
The FPC401 quad port controller serves as a low-speed signal aggregator for common port types such as SFP+, QSFP+, and SAS. The FPC401 aggregates all low-speed control and I2C signals across four ports and presents a single easy-to-use management interface to the host (I2C or SPI). Multiple FPC401s can be used in high-port-count applications with one common control interface to the host. The FPC401 is designed to allow placement on the bottom side of the PCB, underneath the press fit connector, to simplify routing. This localized control of the ports’ low-speed signals cuts system BOM cost by enabling the use of smaller IO count control devices (FPGAs, CPLDs, MCUs) and by reducing routing layer congestion.
索取更多資訊
提供完整產品規格表、IBIS 模型和裝置 GUI 設定檔。立即索取
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | FPC401 Quad Port Controller datasheet | PDF | HTML | 2016年 12月 7日 |
Application note | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 2024年 7月 3日 | |
EVM User's guide | FPC401 and FPC402 Evaluation Module (EVM) User ’s Guide (Rev. B) | 2019年 9月 3日 | ||
Technical article | Solve the challenge of too many wires in high-speed networking equipment | PDF | HTML | 2017年 1月 26日 | |
More literature | Advanced Signal Conditioning Made Easy and Efficient | 2017年 1月 12日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
WQFN (RHU) | 56 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。