TIDA-01023
High Channel Count JESD204B Clock Generation Reference Design for RADAR and 5G Wireless Testers
TIDA-01023
Overview
High-speed multi-channel applications require low noise and scalable clocking solutions capable of precise channel-to-channel skew adjustment to achieve optimal system SNR, SFDR, and ENOB. This reference design supports high channel count JESD204B synchronized clocks using one master and multiple slave clocking devices. This design provides multichannel JESD204B clocks using TI’s LMK04828 clock jitter cleaner and LMX2594 wideband PLL with integrated VCOs to achieve clock-to-clock skew of <10 ps. This design is tested with TI’s ADC12DJ3200 EVMs at 3 GSPS, and a channel-to-channel skew of < 50 ps is achieved with improved SNR performance. All key design theories are described to guide users through the part selection process and design optimization. Finally, schematics, board layouts, hardware testing, and test results are included.
Features
- High frequency (GSPS) sample clock generation
- High channel count and scalable JESD204B compliant clock solution
- Low phase noise clocking for RF sampling ADC/DAC
- Configurable phase synchronization to achieve low skew in multi-channel system
- Supports TI’s high-speed converter and capture cards (ADC12DJ3200EVM, TSW14J56 / TSW14J57)
Communications equipment
Design files & products
Design files
Download ready-to-use system files to speed your design process.
TIDUDS0.PDF (1307 K)
Reference design overview and verified performance test data
TIDRV50.PDF (1785 K)
Detailed schematic diagram for design layout and components
TIDRV51.PDF (1228 K)
Detailed schematic diagram for design layout and components
TIDRV52.PDF (193 K)
Complete listing of design components, reference designators, and manufacturers/part numbers
TIDRV53.PDF (94 K)
Complete listing of design components, reference designators, and manufacturers/part numbers
TIDRV54.PDF (1082 K)
Detailed overview of design layout for component placement
TIDRV55.PDF (644 K)
Detailed overview of design layout for component placement
TIDRV58.ZIP (17783 K)
Files used for 3D models or 2D drawings of IC components
TIDRV59.ZIP (7976 K)
Files used for 3D models or 2D drawings of IC components
TIDCED6.ZIP (6569 K)
Design file that contains information on physical board layer of design PCB
TIDCED7.ZIP (2080 K)
Design file that contains information on physical board layer of design PCB
TIDRV56.PDF (7468 K)
PCB layer plot file used for generating PCB design layout
TIDRV57.PDF (4389 K)
PCB layer plot file used for generating PCB design layout
Products
Includes TI products in the design and potential alternatives.
Analog switches & muxes
SN74CBTLV3257 — 3.3-V, 2:1 (SPDT), 4-channel analog switch with partial-power-down mode
Data sheetAnalog switches & muxes
SN74LVC2G53 — 5-V, 2:1 (SPDT), 1-channel general-purpose analog switch (available in the NanoFree™ package)
Data sheetAnalog switches & muxes
TMUX1574 — 5-V, 2:1 (SPDT), 4-channel analog switch with powered-off protection & 1.8-V input logic
Data sheetBuck converters (integrated switch)
TPS54318 — 2.95V to 6V Input, 3A Synchronous Step-Down SWIFT™ Converter
Data sheetClock buffers
LMK00304 — 3.1-GHz differential clock buffer/level translator with 4 configurable outputs
Data sheetClock jitter cleaners & synchronizers
LMK04828 — Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0.
Data sheetDigital temperature sensors
LM95233 — ±2°C Dual Remote and Local Temperature Sensor with TruTherm Technology and SMBus Interface
Data sheetHigh-speed ADCs (>10MSPS)
ADC12DJ3200 — 12-bit, dual 3.2-GSPS or single 6.4-GSPS, RF-sampling analog-to-digital converter (ADC)
Data sheetLVDS, M-LVDS & PECL ICs
DS90LV028AQ-Q1 — Automotive LVDS dual differential line receiver
Data sheetLinear & low-dropout (LDO) regulators
TLV702 — 300-mA, high-PSRR, low-IQ, low-dropout voltage regulator with enable
Data sheetLinear & low-dropout (LDO) regulators
TPS7A47 — 1-A, 36-V, low-noise, high-PSRR, low-dropout voltage regulator with enable
Data sheetLinear & low-dropout (LDO) regulators
TPS7A8300 — 2-A, low-VIN, low-2-A, low-VIN, low-noise, ultra-low-dropout voltage regulator with power good wi
Data sheetLinear & low-dropout (LDO) regulators
TPS7A90 — 500-mA, low-noise, high-PSRR, adjustable ultra-low-dropout voltage regulator with high-accuracy
Data sheetN-channel MOSFETs
CSD15571Q2 — 20-V, N channel NexFET™ power MOSFET, single SON 2 mm x 2 mm, 19.2 mOhm
Data sheetOscillators
LMK61E2 — 156.250-MHz, ±50 ppm, ultra-low jitter, integrated EEPROM, fully programmable oscillator
Data sheetRF PLLs & synthesizers
LMX2594 — 15-GHz wideband PLLatinum™ RF synthesizer with phase synchronization and JESD204B support
Data sheeteFuses & hot swap controllers
TPS25925 — 4.5-V to 5.5-V, 30mΩ, 2-5A eFuse
Data sheetStart development
Technical documentation
= Top documentation selected by TI
No results found. Please clear your search and try again.
View all 2
| Type | Title | Date | |
|---|---|---|---|
| * | Design guide | High-Channel-Count JESD204B Clock Generation Ref Design for RADAR and 5G Testers | Oct. 26, 2017 |
| Technical article | Step-by-step considerations for designing wide-bandwidth multichannel systems | Jun. 04, 2019 |
Related design resources
Hardware development
EVALUATION BOARD
Reference designs
REFERENCE DESIGN
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.