Home Clocks & timing Oscillators
Home
Clocks & timing
Oscillators

LMK61E2

ACTIVE

156.250-MHz, ±50 ppm, ultra-low jitter, integrated EEPROM, fully programmable oscillator

Order now
Data sheet
156.250-MHz, ±50 ppm, ultra-low jitter, integrated EEPROM, fully programmable oscillator

LMK61E2

ACTIVE
Data sheet Order now

Product details

Features Programmable with EEPROM, 7x5mm Output frequency (Max) (MHz) 1000 Output level HCSL, LVDS, LVPECL Jitter (ps) 0.1 Stability (ppm) 50 Core supply voltage (V) 3.3 Operating temperature range (C) -40 to 85
Features Programmable with EEPROM, 7x5mm Output frequency (Max) (MHz) 1000 Output level HCSL, LVDS, LVPECL Jitter (ps) 0.1 Stability (ppm) 50 Core supply voltage (V) 3.3 Operating temperature range (C) -40 to 85
open-in-new Find other Oscillators
QFM (SIA) 8 —
open-in-new Find other Oscillators
  • Ultra-Low Noise, High Performance
    • Jitter: 90 fs RMS Typical fOUT > 100 MHz
    • PSRR: –70 dBc, Robust Supply Noise Immunity
  • Flexible Output Format; User Selectable
    • LVPECL up to 1 GHz
    • LVDS up to 900 MHz
    • HCSL up to 400 MHz
  • Total Frequency Tolerance of ±50 ppm
  • System Level Features
    • Frequency Margining: Fine and Coarse
    • Internal EEPROM: User Configurable Default Settings
  • Other Features
    • Device Control: I2C
    • 3.3-V Operating Voltage
    • Industrial Temperature Range (–40ºC to +85ºC)
    • 7-mm × 5-mm 8-Pin Package
    • Create a Custom Design Using the LMK61E2 With the WEBENCH® Power Designer
  • Ultra-Low Noise, High Performance
    • Jitter: 90 fs RMS Typical fOUT > 100 MHz
    • PSRR: –70 dBc, Robust Supply Noise Immunity
  • Flexible Output Format; User Selectable
    • LVPECL up to 1 GHz
    • LVDS up to 900 MHz
    • HCSL up to 400 MHz
  • Total Frequency Tolerance of ±50 ppm
  • System Level Features
    • Frequency Margining: Fine and Coarse
    • Internal EEPROM: User Configurable Default Settings
  • Other Features
    • Device Control: I2C
    • 3.3-V Operating Voltage
    • Industrial Temperature Range (–40ºC to +85ºC)
    • 7-mm × 5-mm 8-Pin Package
    • Create a Custom Design Using the LMK61E2 With the WEBENCH® Power Designer
open-in-new Find other Oscillators

The LMK61E2 device is an ultra-low jitter PLLatinum programmable oscillator with a fractional-N frequency synthesizer with integrated VCO that generates commonly used reference clocks. The outputs can be configured as LVPECL, LVDS, or HCSL.

The device features self start-up from on-chip EEPROM that is factory programmed to generate 156.25-MHz LVPECL output. The device registers and EEPROM settings are fully programmable in-system through I2C serial interface. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3-V ± 5% supply.

The device provides fine and coarse frequency margining options through I2C serial interface to support system design verification tests (DVT), such as standard compliance and system timing margin testing.

The LMK61E2 device is an ultra-low jitter PLLatinum programmable oscillator with a fractional-N frequency synthesizer with integrated VCO that generates commonly used reference clocks. The outputs can be configured as LVPECL, LVDS, or HCSL.

The device features self start-up from on-chip EEPROM that is factory programmed to generate 156.25-MHz LVPECL output. The device registers and EEPROM settings are fully programmable in-system through I2C serial interface. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3-V ± 5% supply.

The device provides fine and coarse frequency margining options through I2C serial interface to support system design verification tests (DVT), such as standard compliance and system timing margin testing.

open-in-new Find other Oscillators
Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 10
Type Title Date
* Data sheet LMK61E2 Ultra-Low Jitter Programmable Oscillator With Internal EEPROM datasheet (Rev. B) 03 Feb 2017
Technical article Clock tree fundamentals: finding the right clocking devices for your design 24 Mar 2021
Application note Clocking for Medical Ultrasound Systems (Rev. A) 30 Sep 2020
Technical article Step-by-step considerations for designing wide-bandwidth multichannel systems 04 Jun 2019
Technical article Preparing for 5G applications: sync your multichannel JESD204B data acquisition systems up to 15 GHz 28 Aug 2017
User guide LMK61E2EVM, LMK61E0MEVM User's Guide (Rev. B) 10 Aug 2017
Application note Vibration and Shock Sensitivity: A Comparative Study of Oscillators 11 Jan 2017
Technical article Complete clock-tree solutions that make a hardware designer’s life easier 10 Mar 2016
Application note Time Domain Jitter Measurement Consideration for Low-Noise Oscillators 05 Oct 2015
Application note Frequency Margining Using TI's High Performance Programmable Oscillators 02 Oct 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LMK05028EVM — LMK05028 Network Clock Generator and Synchronizer Evaluation Module

The LMK05028EVM is an evaluation module for the LMK05028 Network Clock Generator and Synchronizer. The EVM can be used for device evaluation, compliance testing, and system prototyping.
The LMK05028 integrates two Digital PLLs (DPLLs) with programmable bandwidth for input wander and jitter (...)

document-pdfAcrobat User guide
In stock
Limit: 1
Evaluation board

LMK61E2EVM — LMK61E2EVM Ultra-Low-Jitter Programmable Oscillator Evaluation Module

The LMK61E2EVM evaluation modules provides a complete platform to evaluate the 90-fs RMS jitter performance and configurability of the Texas Instruments LMK61E2 Ultra-Low Jitter Programmable Differential Oscillator with integrated EEPROM and frequency margining capabilities.

The LMK61E2EVM can be (...)

document-pdfAcrobat User guide
In stock
Limit: 2
Software programming tool

LMK61xx Oscillator Programming Tool

SNAC074.ZIP (3782 KB)
Download
Simulation model

LMK61E2 IBIS MODEL

SLYM078.ZIP (16 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Design now
Many TI reference designs include the LMK61E2

Use our reference design selection tool to review and identify designs that best match your application and parameters.
View reference designs
Package Pins Download
QFM (SIA) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos