The CDCDB2000 is a 20-output LP-HCSL, DB2000QL compliant, clock buffer capable of distributing the reference clock for PCIe Gen 1-5, QuickPath Interconnect (QPI), UPI, SAS, and SATA interfaces. The SMBus, SBI, and 8 output enable pins allow the configuration and control of all 20 outputs individually. The CDCDB2000 is a DB2000QL derivative buffer and meets or exceeds the system parameters in the DB2000QL specification. The CDCDB2000 is packaged in a 6-mm × 6-mm TLGA/GQFN package with 80 leads.
All trademarks are the property of their respective owners.
Part number | Order | Function | Additive RMS jitter (Typ) (fs) | Output frequency (Max) (MHz) | Number of outputs | VCC out (V) | VCC core (V) | Features | Operating temperature range (C) | Rating | Output type | Package Group | Package size: mm2:W x L (PKG) | Input type |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
CDCDB2000 |
|
Differential | 80 | 250 | 20 | 3.3 | 3.3 | -40 to 85 | Catalog | LP-HCSL | TLGA | 80 | 80TLGA: 36 mm2: 6 x 6 (TLGA | 80) | LP-HCSL | |
CDCUN1208LP |
|
Differential
Fanout |
200 | 400 | 8 |
1.8
2.5 3.3 |
1.8
2.5 3.3 |
3.3-V VCC/VDD
I2C interface Pin programmable |
-40 to 85 | Catalog | HCSL | VQFN | 32 | 32VQFN: 25 mm2: 5 x 5 (VQFN | 32) | HCSL |
CDCV304 |
|
Single-ended | 56 | 200 | 4 |
2.5
3.3 |
2.5
3.3 |
-40 to 85 | Catalog | LVTTL | TSSOP | 8 | 8TSSOP: 19 mm2: 6.4 x 3 (TSSOP | 8) | LVTTL | |
LMK00334 |
|
Differential
Fanout |
30 | 400 | 4 |
2.5
3.3 |
3.3 | PCIe Gen 4 Compliant | -40 to 85 | Catalog |
HCSL
LVCMOS |
WQFN | 32 | 32WQFN: 25 mm2: 5 x 5 (WQFN | 32) |
CML
HCSL HSTL LVCMOS LVDS LVPECL SSTL XTAL |
LMK00338 |
|
Differential
Fanout |
30 | 400 | 8 |
2.5
3.3 |
3.3 | PCIe 3.0 Compliant | -40 to 85 | Catalog |
HCSL
LVCMOS |
WQFN | 40 | 40WQFN: 36 mm2: 6 x 6 (WQFN | 40) |
CML
HCSL HSTL LVCMOS LVDS LVPECL LVTTL SSTL XTAL |