首頁 介面 I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA9517

現行

具斷電高阻抗的 2 位元位準轉換 400 kHz I2C/SMBus 緩衝器/中繼器

現在提供此產品的更新版本

open-in-new 比較替代產品
具備升級功能,可直接投入使用替代所比較的產品
TCA9517A 現行 具斷電高阻抗的 2 位元位準轉換 400 kHz I2C/SMBus 緩衝器/中繼器 P2P with a higher contention level threshold

產品詳細資料

Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6 VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
TCA9803 現行 具有內部 3-mA 電流來源的 2 位元電平轉換 400-kHz I2C/SMBus 緩衝器/中繼器 This pin-to-pin device has improved performance (better signal integrity, faster rise times, slew rate control) and reduces external components required

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 9
類型 標題 日期
* Data sheet TCA9517 Level-Shifting I2C Bus Repeater datasheet (Rev. D) PDF | HTML 2017年 7月 28日
Application note I2C Dataline Handoff Delay PDF | HTML 2021年 7月 14日
Application note Why, When, and How to use I2C Buffers 2018年 5月 23日
Technical article Quick fixes to common I2C headaches PDF | HTML 2017年 4月 24日
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 2016年 9月 7日
Selection guide I2C Infographic Flyer 2015年 12月 3日
Application note Understanding the I2C Bus PDF | HTML 2015年 6月 30日
Application note Maximum Clock Frequency of I2C Bus Using Repeaters 2015年 5月 15日
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 2015年 2月 13日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS90UH981-Q1EVM — DS90UH981-Q1 DSI 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux981-Q1EVM 是用於評估 DS90Ux981-Q1 MIPI DSI 至 FPD-Link IV 串聯器的評估模組。DS90Ux981-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。2 個 MIPI DSI 連接埠輸出與 MIPI DSI v1.3.1 和 DPHY v1.2 相容,速度可達每通道 2.5Gbps,FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux981-Q1EVM 的 FPD-Link 互連是一款車用 (...)
開發板

DS90UH981-Q1MEVM — DS90UH981-Q1 DSI 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux981-Q1MEVM 是用於評估 DS90Ux981-Q1 MIPI DSI 至 FPD-Link IV 串聯器的評估模組。DS90Ux981-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。2 個 MIPI DSI 連接埠輸出與 MIPI DSI v1.3.1 和 DPHY v1.2 相容,速度可達每通道 2.5Gbps,FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux981-Q1MEVM 的 FPD-Link (...)
開發板

DS90UH983-Q1EVM — DS90UH983-Q1 DisplayPort 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux983-Q1EVM 是用於評估 DS90Ux983-Q1 DisplayPort 至 FPD-Link IV 串聯器的評估模組。DS90Ux983-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。DisplayPort 輸入與 DisplayPort v1.4 相容,速度可達每通道 8.1Gbps,而 FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux983-Q1EVM 的 FPD-Link 互連是一款車用 Rosenberger (...)
開發板

DS90UH983-Q1MEVM — DS90UH983-Q1 DisplayPort 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux983M-Q1EVM 是用於評估 DS90Ux983-Q1 DisplayPort 至 FPD-Link IV 串聯器的評估模組。DS90Ux983-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。DisplayPort 輸入與 DisplayPort v1.4 相容,速度可達每通道 8.1Gbps,而 FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux983-Q1MEVM 的 FPD-Link 互連為車用 12 路 Molex (...)
開發板

DS90UH984-Q1EVM — DS90UH984-Q1 FPD-Link IV 至內嵌式 displayport 橋接解串器評估模組

DS90Ux984-Q1EVM 是用於評估 DS90Ux984-Q1 FPD-Link IV 至內嵌式 DisplayPort 解串器的評估模組。DS90Ux984-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。輸出 DP/eDP 介面與嵌入式 DisplayPort 和 DisplayPort v1.4 相容,速度可達每通道 8.1Gbps,而 FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux984-Q1EVM 的 FPD-Link (...)
開發板

DS90UH984-Q1MEVM — DS90UH984-Q1 FPD-Link IV 至內嵌式 displayport 橋接解串器評估模組

DS90Ux984-Q1MEVM 是用於評估 DS90Ux984-Q1 FPD-Link IV 至內嵌式 DisplayPort 解串器的評估模組。DS90Ux984-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。輸出 DP/eDP 介面與嵌入式 DisplayPort 和 DisplayPort v1.4 相容,速度可達每通道 8.1Gbps,而 FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux984-Q1EVM 的 FPD-Link (...)
開發板

DS90UH988-Q1EVM — DS90UH988-Q1 FPD-Link IV 至 OpenLDI 解串器評估模組

DS90Ux988-Q1 評估模組 (EVM) 是用於評估 DS90Ux988-Q1 FPD-Link IV 至 OLDI/RGB 橋接器裝置的功能電路板設計。此裝置可與以下兩類串聯器配合使用:支援 FPD Link IV 的串聯器,例如 FPD Link IV 模式下的 DS90Ux981-Q1 或 DS90Ux983-Q1 串聯器;或支援 FPD Link III 的串聯器,例如向後相容模式下的 DS90Ux925-Q1、DS90Ux927-Q1、DS90Ux929-Q1、DS90Ux941AS-Q1 或 DS90Ux949-Q1。DS90Ux988-Q1EVM 會將 FPD-Link (...)
開發板

DS90UH988-Q1MEVM — DS90UH988-Q1 FPD-Link IV 至 OpenLDI 解串器評估模組

DS90Ux988-Q1M 評估模組 (EVM) 是用於評估 DS90Ux988-Q1 FPD-Link IV 至 OLDI/RGB 橋接器裝置的功能電路板設計。此裝置可與以下兩類串聯器配合使用:支援 FPD Link IV 的串聯器,例如 FPD Link IV 模式下的 DS90Ux981-Q1 或 DS90Ux983-Q1 串聯器;或支援 FPD Link III 的串聯器,例如向後相容模式下的 DS90Ux925-Q1、DS90Ux927-Q1、DS90Ux929-Q1、DS90Ux941AS-Q1 或 DS90Ux949-Q1。DS90Ux988-Q1MEVM 會將 (...)
模擬型號

TCA9517 IBIS Model

SCPM024.ZIP (46 KB) - IBIS Model
設計工具

I2C-DESIGNER — I2C 設計工具

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
參考設計

TIDA-00420 — ADC 架構、數位隔離、廣泛輸入、16 通道、AC/DC 二進位輸入參考設計

This reference design showcases a cost-optimized and scalable ADC-based AC/DC binary input module (BIM) architecture with reinforced isolation. The 16 channels of a 10- or 12-bit SAR ADC are used for sensing multiple binary inputs. The op amps, in addition to keeping the cost per-channel low, (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00972 — 支援穩固的 2m 有線通訊且精度為 ±2% 的濕度感測參考設計

The TIDA-00972 reference design provides a sensor module level solution for +/- 2% of accuracy and reliable Relative Humidity (RH) and +/- 0.2 °C accuracy temperature sensing. The sensor module utilizes TI’s digital humidity and temperature sensor HDC1080 together with integrated (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00403 — 使用 TLV320AIC3268 miniDSP 轉碼器的超音波距離量測參考設計

The TIDA-00403 reference design uses off-the-shelf EVMs for ultrasonic distance measurement solutions using algorithms within the TLV320AIC3268 miniDSP. In conjunction with TI’s PurePath Studio design suite, a robust and user configurable ultrasonic distance measurement system can be designed (...)
Design guide: PDF
電路圖: PDF
封裝 引腳 下載
SOIC (D) 8 檢視選項
VSSOP (DGK) 8 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片