SWCU193 April 2023 CC2340R2 , CC2340R5 , CC2340R5-Q1
The cache is implemented between the Code Bus and the FLASH. Cache also supports instruction prefetch and branch prediction. The cache control register, VIMS.CCHCTRL, can enable or disable each of these modes. The modes are discussed in the following sections.