Product details

Supply voltage (Min) (V) 3.15 Number of supplies monitored 32 Supply voltage (Max) (V) 3.63 Iq (Typ) (uA) 31400 Time delay (ms) Programmable Number of sequenced outputs 32 Rating Catalog
Supply voltage (Min) (V) 3.15 Number of supplies monitored 32 Supply voltage (Max) (V) 3.63 Iq (Typ) (uA) 31400 Time delay (ms) Programmable Number of sequenced outputs 32 Rating Catalog
NFBGA (ZWS) 169 144 mm² 12 x 12
  • Sequence, monitor, and margin 24 voltage rails plus 8 digital rails
  • Monitor and respond to OV, UV, OC, UC, temperature, time-out, and GPI-triggered faults
  • Flexible sequence-on and off dependencies, delay time, Boolean logic, and GPIO configuration to support complex sequencing aplications
  • Four rail profiles for adaptive voltage identification (AVID) voltage regulator
  • High-accuracy closed-loop margining
  • Active trim function improves rail output voltage accuracy
  • Advanced nonvolatile event logging to assist system debugging
    • Single-event fault log (100 entries)
    • Peak value log
    • Black box fault log to save status of all rails and I/O pins at the first fault
  • Easily cascade up to 4 power sequencers and take coordinated fault responses
  • Programmable watchdog timer and system reset
  • Pin-selected rail state
  • PMBus™ 1.2 compliant
  • Dual-bank configurations to provide a fail-safe state when programming
  • Sequence, monitor, and margin 24 voltage rails plus 8 digital rails
  • Monitor and respond to OV, UV, OC, UC, temperature, time-out, and GPI-triggered faults
  • Flexible sequence-on and off dependencies, delay time, Boolean logic, and GPIO configuration to support complex sequencing aplications
  • Four rail profiles for adaptive voltage identification (AVID) voltage regulator
  • High-accuracy closed-loop margining
  • Active trim function improves rail output voltage accuracy
  • Advanced nonvolatile event logging to assist system debugging
    • Single-event fault log (100 entries)
    • Peak value log
    • Black box fault log to save status of all rails and I/O pins at the first fault
  • Easily cascade up to 4 power sequencers and take coordinated fault responses
  • Programmable watchdog timer and system reset
  • Pin-selected rail state
  • PMBus™ 1.2 compliant
  • Dual-bank configurations to provide a fail-safe state when programming

The UCD90320 device is a 32-rail PMBus™ addressable power sequencer and system manager in a compact 0.8-mm pitch BGA package.

The 24 integrated ADC channels (AMONx) monitor the power supply voltage, current, and temperature. Of the 84 GPIO pins, 8 can be used as digital monitors (DMONx), 32 to enable the power supply (ENx), 24 for margining (MARx), 16 for logical GPO, and 32 GPIs for cascading, and system function.

The 32 ENx pins and the 16 LGPOx pins can be configured to be active driven or open drain outputs.

Nonvolatile event logging preserves fault events after power dropout. Black box fault log feature preserves the status for all rails and I/O pins when the first fault occurs. The cascading feature offers convenient ways to manage up to 128 voltage rails through one SYNC_CLK pin connection.

The FAULT pin coordinates the cascaded devices to take synchronized fault responses. The pin-selected rail states feature uses up to 3 GPIs to control up to eight user-defined power states. These states can implement system low-power modes as outlined in the Advanced Configuration and Power Interface (ACPI) specification.

The TI Fusion Digital Power™ designer software is an intuitive PC-based graphic user interface (GUI) that can configure, store, and monitor all system operating parameters.

The UCD90320 device is a 32-rail PMBus™ addressable power sequencer and system manager in a compact 0.8-mm pitch BGA package.

The 24 integrated ADC channels (AMONx) monitor the power supply voltage, current, and temperature. Of the 84 GPIO pins, 8 can be used as digital monitors (DMONx), 32 to enable the power supply (ENx), 24 for margining (MARx), 16 for logical GPO, and 32 GPIs for cascading, and system function.

The 32 ENx pins and the 16 LGPOx pins can be configured to be active driven or open drain outputs.

Nonvolatile event logging preserves fault events after power dropout. Black box fault log feature preserves the status for all rails and I/O pins when the first fault occurs. The cascading feature offers convenient ways to manage up to 128 voltage rails through one SYNC_CLK pin connection.

The FAULT pin coordinates the cascaded devices to take synchronized fault responses. The pin-selected rail states feature uses up to 3 GPIs to control up to eight user-defined power states. These states can implement system low-power modes as outlined in the Advanced Configuration and Power Interface (ACPI) specification.

The TI Fusion Digital Power™ designer software is an intuitive PC-based graphic user interface (GUI) that can configure, store, and monitor all system operating parameters.

Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 16
Type Title Date
* Data sheet UCD90320 32-Rail PMBus Power Sequencer and System Manager datasheet (Rev. C) 11 Mar 2020
Application note How to Access UCD90XXX Sequencers GPIO PDF | HTML 16 Jun 2022
User guide UCD90320 Sequencer and System Health Controller PMBus Command Reference (Rev. C) PDF | HTML 26 Feb 2020
Application note How to Decode UCD90xxx Fault Log With PMBus (Rev. A) 07 Nov 2019
Application note Improvements to the UCD90320 Device 01 Jul 2019
Application note Design Voltage Margining Circuit for UCD90xxx Power Sequencer and System Manager (Rev. A) 21 May 2019
Application note UCD90xxx Family Frequently Asked Questions and Answers (Rev. B) 12 Apr 2019
User guide UCD90xxx Sequencer Schematics Guidelines (Rev. C) PDF | HTML 24 Mar 2019
User guide UCD90320 Sequencer and System Health Controller PMBus Command Reference (Rev. B) 20 Jun 2018
Application note How to Cascade Multiple UCD90xxx Sequencers 10 Aug 2017
User guide Fusion Digital Power Designer GUI 7.0 for the UCD90xxx Sequencer 31 May 2017
Technical article Sequencing and managing multiple power rails in a system: common questions answered 01 Feb 2017
Technical article Reducing solution size with PMBus in multi-rail systems 04 Nov 2016
EVM User's guide UCD90320EVM-783 32-Rail Sequencer Development Board 28 Jul 2016
Analog Design Journal Power-supply sequencing for FPGAs 24 Oct 2014
Application note Monitoring Voltage, Current and Temperature Using the UCD9012x 23 Mar 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCD90320EVM-783 — UCD90320 Power Sequencer and System Manager Evaluation Module with Margining

The UCD90320EVM-783 is designed for the evaluation of the UCD90320, a 32-rail PMBus power sequencer and system manager. Access to all of the I/O pins is provided via strip connectors for integration into complex systems using jumper wires. The UCD90320EVM provides a PMBus (power management bus) (...)

User guide: PDF
Not available on TI.com
Interface adapter

USB-TO-GPIO — USB Interface Adapter EVM

This EVM serves as an interface adapter or a bridge between a host PC (IBM™ compatible) and one or multiple slave devices via a standard type-A to mini-B USB cable. The communication between the USB interface adapter and the host PC is via USB, while the communication between the USB (...)

Not available on TI.com
Application software & framework

FUSION_DIGITAL_POWER_DESIGNER — Digital Power Software

Fusion Digital Power™ graphical user interface (GUI) software is used to configure and monitor select Texas Instruments digital power controllers and sequencer/health monitors. The application uses the PMBus protocol to communicate with the device over serial bus by way of a TI USB adapter.
Simulation model

UCD90320 BSDL Model (Rev. A)

SLUM618A.ZIP (6 KB) - BSDL Model
Calculation tool

UCD90xxx Voltage Margining Circuit Design Tool

SLVC676.ZIP (88 KB)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
NFBGA (ZWS) 169 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos