Home Power management Gate drivers Isolated gate drivers

UCC21530

ACTIVE

5.7kVrms, 4A/6A dual-channel isolated gate driver with EN & DT pins in DWK pkg for IGBT/SiC F

A newer version of this product is available

open-in-new Compare alternates
This product continues to be available for existing customers. New designs should consider an alternate product.
Pin-for-pin with same functionality to the compared device
NEW UCC21551 ACTIVE 4A/6A 5kVRMS dual-channel isolated gate driver with EN and DT pins for IGBT and SiC Tighter VCCI range supporting digital controller thresholds. New DT equation. Increased CMTI and wider operating temperature range.

Product details

Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5700 Working isolation voltage (VIOWM) (Vrms) 2121 Transient isolation voltage (VIOTM) (VPK) 8000 Power switch IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Enable, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 14.7 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 18 Propagation delay time (µs) 0.019 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 2121 Rise time (ns) 6 Fall time (ns) 7 Undervoltage lockout (typ) (V) 12
Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5700 Working isolation voltage (VIOWM) (Vrms) 2121 Transient isolation voltage (VIOTM) (VPK) 8000 Power switch IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Enable, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 14.7 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 18 Propagation delay time (µs) 0.019 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 2121 Rise time (ns) 6 Fall time (ns) 7 Undervoltage lockout (typ) (V) 12
SOIC (DWK) 14 106.09 mm² 10.3 x 10.3
  • Universal: dual low-side, dual high-side or half-bridge driver
  • Wide body SOIC-14 (DWK) package
  • 3.3-mm spacing between driver channels
  • Switching parameters:
    • 19-ns typical propagation delay
    • 10-ns minimum pulse width
    • 5-ns maximum delay matching
    • 6-ns maximum pulse-width distortion
  • Common-mode transient immunity (CMTI) greater than 100-V/ns
  • Isolation barrier life >40 years
  • 4-A peak source, 6-A peak sink output
  • TTL and CMOS compatible inputs
  • 3-V to 18-V input VCCI range
  • Up to 25-V VDD output drive supply
  • Programmable overlap and dead time
  • Rejects input pulses and noise transients shorter than 5 ns
  • Operating temperature range –40 to +125°C
  • Safety-related certifications:
    • 8000-VPK isolation per DIN V VDE V 0884-11 :2017-01
    • 5.7-kVRMS isolation for 1 minute per UL 1577
    • CSA certification per IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1 end equipment standards
    • CQC certification per GB4943.1-2011
  • Universal: dual low-side, dual high-side or half-bridge driver
  • Wide body SOIC-14 (DWK) package
  • 3.3-mm spacing between driver channels
  • Switching parameters:
    • 19-ns typical propagation delay
    • 10-ns minimum pulse width
    • 5-ns maximum delay matching
    • 6-ns maximum pulse-width distortion
  • Common-mode transient immunity (CMTI) greater than 100-V/ns
  • Isolation barrier life >40 years
  • 4-A peak source, 6-A peak sink output
  • TTL and CMOS compatible inputs
  • 3-V to 18-V input VCCI range
  • Up to 25-V VDD output drive supply
  • Programmable overlap and dead time
  • Rejects input pulses and noise transients shorter than 5 ns
  • Operating temperature range –40 to +125°C
  • Safety-related certifications:
    • 8000-VPK isolation per DIN V VDE V 0884-11 :2017-01
    • 5.7-kVRMS isolation for 1 minute per UL 1577
    • CSA certification per IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1 end equipment standards
    • CQC certification per GB4943.1-2011

The UCC21530 is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current. It is designed to drive IGBTs, Si MOSFETs, and SiC MOSFETs up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a 5.7-kVRMS reinforced isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1850 V.

This device can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). The EN pin pulled low shuts down both outputs simultaneously and allows for normal operation when left open or pulled high. As a fail-safe measure, primary-side logic failures force both outputs low.

The device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.

The UCC21530 is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current. It is designed to drive IGBTs, Si MOSFETs, and SiC MOSFETs up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a 5.7-kVRMS reinforced isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1850 V.

This device can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). The EN pin pulled low shuts down both outputs simultaneously and allows for normal operation when left open or pulled high. As a fail-safe measure, primary-side logic failures force both outputs low.

The device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.

Download View video with transcript Video

Technical documentation

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCC21530EVM-286 — UCC21530 isolated dual-channel driver evaluation module

UCC21530EVM-286 is designed for evaluating UCC21530DWK, which is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current, 12V UVLO, Enable (Active High) Function and 3.3 mm creepage between channels . This EVM could be served as a reference design for driving IGBTS and SiC (...)
User guide: PDF | HTML
Not available on TI.com
Simulation model

UCC21530 PSpice Transient Model

SLUM655.ZIP (23 KB) - PSpice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Reference designs

TIDA-010054 — Bi-directional, dual active bridge reference design for level 3 electric vehicle charging stations

This reference design provides an overview on the implementation of a single-phase dual active bridge (DAB) DC/DC converter. DAB topology offers advantages like soft-switching commutations, a decreased number of devices and high efficiency. The design is beneficial where power density, cost, (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDA-00366 — Reference design for reinforced isolation 3-phase inverter with current, voltage and temp protection

This reference design provides a three-phase inverter rated up to 10 kW designed using the reinforced isolated gate driver UCC21530, reinforced isolated amplifiers AMC1301 and AMC1311 and MCU TMS320F28027. Lower system cost is achieved by using the AMC1301 to measure motor current interfaced with (...)
Design guide: PDF
Schematic: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (DWK) 14 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos