JAJSKP5A December 2020 – September 2021 TAS2764
PRODUCTION DATA
During the power-up sequence, the circuit monitoring the AVDD pin (UVLO) will hold the device in reset (including all configuration registers) until the supply is valid. The device will not exit hardware shutdown until AVDD is valid and the SDZ pin is released. Once SDZ is released, the digital core voltage regulator will power up, enabling detection of the operational mode. If AVDD dips below the UVLO threshold, the device will immediately be forced into a reset state.
The device also monitors the PVDD supply and holds the analog core in power down if the supply is below the UVLO threshold (set by register bits PVDD_UVLO_TH[5:0]). If the TAS2764 is in active operation and an UVLO fault occurs, the analog blocks will immediately be powered down to protect the device. These faults are latched and require a transition through HW/SW shutdown to clear the fault. The latched registers will report UVLO faults.
The device transitions into software shutdown mode if it detects any faults with the TDM clocks such as:
• Invalid SBCLK to FSYNC ratio
• Invalid FSYNC frequency
• Halting of SBCLK or FSYNC clocks
Upon detection of a TDM clock error, the device transitions into software shutdown mode as quickly as possible to limit the possibility of audio artifacts. Once all TDM clock errors are resolved, the device volume ramps back to its previous playback state. During a TDM clock error, the IRQZ pin will assert low if the clock error interrupt mask register bit IM_TDMCE is set low. The clock fault is also available for read-back in the latched fault status registers (bits IL_TDMCE and IR_TDMCE]). Reading the latched fault status register clears the register.
The TAS2764 also monitors die temperature and Class-D load current and will enter software shutdown mode if either of these exceed safe values. As with the TDM clock error, the IRQZ pin will assert low for these faults if the appropriate fault interrupt mask register bit is set low for over temperature and for over current. The fault status can also be monitored in the latched fault registers as with the TDM clock error.
Over temperature warnings and flags are not raised if the device is in Idle or Noise Gate mode.
The status registers (and IRQZ pin if enabled via the status mask register) also indicate limiter behavior including when the limiter is activated, when PVDD is below the inflection point, when maximum attenuation has been applied, when the limiter is in infinite hold and when the limiter has muted the audio.
In the situations when the device operates in PWR_MODE2 or PWR_MODE4, the VBAT1S pin is supplied by an internal LDO. Protection circuits monitor this block and generate faults in case of under voltage, over voltage or if the LDO is over loaded. There is no re-try if one of these faults triggers; the device goes into shut down and the IRQZ pin will go low.
The IRQZ pin is an open drain output that asserts low during unmasked fault conditions and therefore must be pulled up with a resistor to IOVDD. An internal pull up resistor is provided in the TAS2764 and can be accessed by setting the IRQZ_PU register bit high. Figure 8-12 below highlights the IRQZ pin circuit.
The IRQZ interrupt configuration can be set using IRQZ_PIN_CFG[1:0] register bits. The IRQZ_POL register bit sets the interrupt polarity and IRQZ_CLR register bit allows to clear the interrupt latch register bits.
Live flag registers are active only when the device is in active mode of operation. If the device is put in shutdown by I2C command or due to any fault condition described below, the live flags will be reset. Latched flags will not be reset in this condition and available for user to read their status.
Interrupt | Live Register | Latch Register | Mask Register | Default (1 = Mask) |
---|---|---|---|---|
Temp Over 105C | IL_TO105 | IR_TO105 | IM_TO105 | 1 |
Temp Over 115C | IL_TO115 | IR_TO115 | IM_TO115 | 1 |
Temp Over 125C | IL_TO125 | IR_TO125 | IM_TO125 | 1 |
Temp Over 135C | IL_TO135 | IR_TO135 | IM_TO135 | 1 |
Over Temp Error | Device in shutdown | IR_OT | IM_OT | 0 |
Over Current Error | Device in shutdown | IR_OC | IM_OC | 0 |
TDM Clock Error | IL_TDMCE | IR_TDMCE | IM_TDMCE | 1 |
TDM Clock Error: Invalid SBCLK ratio or FS rate | IR_TDMCEIR | |||
TDM Clock Error: FS changed on the fly | IR_TDNCEFC | |||
TDM Clock Error: SBCLK FS ratio changed on the fly | IR_TDMCERC | |||
BOP Active | IL_BOPA | IR_BOPA | IM_BOPA | 0 |
BOP Level 0 Active | IL_BOPL0A | IR_BOPL0A | IM_BOPL0A | 0 |
BOP Level 1 Active | IL_BOPL1A | IR_BOPL1A | IM_BOPL1A | 0 |
BOP Level 2 Active | IL_BOPL2A | IR_BOPL2A | IM_BOPL2A | 0 |
BOP Level 3 Active | IL_BOPL3A | IR_BOPL3A | IM_BOPL3A | 0 |
BOP Infinite Hold | IL_BOPIH | IR_BOPIH | IM_BOPIH | 0 |
BOP Mute | IL_BOPM | IR_BOPM | IM_BOPM | 0 |
PVDD Below LImiter Inflection | IL_PBIP | IR_PBIP | IM_PBIP | 0 |
Limiter Active | IL_LIMA | IR_LIMA | IM_LIMA | 0 |
Limiter Max Atten | IL_LIMMA | IR_LIMMA | IM_LIMMA | 0 |
PVDD UVLO | Device in shutdown | IR_PUVLO | IM_PUVLO | 0 |
VBAT1S UVLO | Device in shutdown | IR_VBAT1S_UVLO | IM_VBAT1S_UVLO | 0 |
OTP CRC Error | Device in shutdown | IR_OTPCRC | ||
Load Diagnostic Complete | IM_LDC | 1 | ||
Load Diagnostic Open/Short Load | IM_SOL[1:0] | [11] | ||
Brownout Device Power Down | IM_BOPD | 1 | ||
Internal PLL Clock Error | Device in shutdown | IR_PLL_CLK | IM_PLL_CLK | 1 |
Noise Gate Active | IL_NGA | |||
PVDD-VBAT1S Below Threshold | IL_PVBT | IR_PVBT | IM_PVBT | 0 |
Internal VBAT1S LDO Over Voltage | Device in shutdown | IR_LDO_OV | IM_LDO_OV | 1 |
Internal VBAT1S LDO Under Voltage | Device in shutdown | IR_LDO_UV | IM_LDO_UV | 0 |
Internal VBAT1S LDO Over Load | Device in shutdown | IR_LDO_OL | IM_LDO_OL | 1 |
Thermal Detector Threshold 2 | IL_TDTH2 | IR_TDTH2 | IM_TDTH2 | 0 |
Thermal Detector Threshold 1 | IL_TDTH1 | IR_TDTH1 | IM_TDTH1 | 0 |