12-Bit, Dual 3.2-GSPS or Single 6.4-GSPS, RF-Sampling Analog-to-Digital Converter (ADC)

12-Bit, Dual 3.2-GSPS or Single 6.4-GSPS, RF-Sampling Analog-to-Digital Converter (ADC) - ADC12DJ3200


ADC12DJ3200 is an RF-sampling giga-sample ADC that can directly sample input frequencies from DC to above 10 GHz. In dual channel mode, ADC12DJ3200 can sample up to 3200-MSPS and in single channel mode up to 6400-MSPS. Programmable tradeoffs in channel count (dual channel mode) and Nyquist bandwidth (single channel mode) allow development of flexible hardware that meets the needs of both high channel count or wide instantaneous signal bandwidth applications. Full power input bandwidth (-3 dB) of 8.0 GHz, with usable frequencies exceeding the -3 dB point in both dual and single channel modes, allows direct RF sampling of L-band, S-band, C-band and X-band for frequency agile systems.

ADC12DJ3200 uses a high speed JESD204B output interface with up to 16 serialized lanes and subclass-1 compliance for deterministic latency and multi-device synchronization. The serial output lanes support up to 12.8 Gbps and can be configured to trade-off bit rate and number of lanes. Innovative synchronization features, including noiseless aperture delay (TAD) adjustment and SYSREF windowing, simplify system design for phased array radar and MIMO communications. Optional digital down converters (DDCs) in dual channel mode allow for reduction in interface rate (real and complex decimation modes) and digital mixing of the signal (complex decimation modes only).


  • ADC Core:
    • 12-bit Resolution
    • Up to 6.4 GSPS in single channel mode
    • Up to 3.2 GSPS in dual channel mode
  • Buffered Analog Inputs with VCMI of 0 V
    • Analog input bandwidth (-3 dB): 8.0 GHz
    • Usable input frequency range: >10 GHz
    • Full-scale input voltage (VFS, default): 0.8 VPP
  • Noise Floor (No signal, VFS = 1.0 VPP):
    • Dual channel mode: -151.8 dBFS/Hz
    • Single channel mode: -154.6 dBFS/Hz
  • Noiseless Aperture Delay (TAD) Adjustment
    • Precise sampling control: 19-fs step
    • Temperature and voltage invariant delays
  • Easy-to-use Synchronization Features
    • Automatic SYSREF timing calibration
    • Timestamp for sample marking
  • JESD204B Serial Data Interface
    • Supports subclass 0 and 1
    • Maximum lane rate: 12.8 Gbps
    • Up to 16 lanes allows reduced lane rate
  • Digital Down-Converters in Dual Channel Mode
    • Real output: DDC bypass or 2x decimation
    • Complex output: 4x, 8x or 16x decimation
    • Four independent 32-bit NCOs per DDC
  • Power consumption: 3.0 W
  • Power Supplies: 1.1 V, 1.9 V

All trademarks are the property of their respective owners.

View more

Parametrics Compare all products in High Speed ADCs (>10MSPS)

Resolution (Bits)
Sample Rate (Max) (MSPS)
# Input Channels
SNR (dB)
ENOB (Bits)
Power Consumption (Typ) (mW)
Input Range (Vp-p)
Operating Temperature Range (C)
Analog Input BW (MHz)
Input Buffer
Package Group
Package Size: mm2:W x L (PKG)
DNL (Typ) (+/-LSB)
INL (Typ) (+/-LSB)
Reference Mode
ADC12DJ3200 ADC12DJ2700
12    12   
56.6    56.7   
9    9   
67    71   
3000    2700   
0.8    0.8   
JESD204B    JESD204B   
-40 to 85    -40 to 85   
8000    8000   
Yes    Yes   
See datasheet (FCBGA)    See datasheet (FCBGA)   
Catalog    Catalog   
56    56   
Folding Interpolating    Folding Interpolating   
0.3    0.7
2.5    2.0   
Int    Int