Product details


DSP 1 C55x DSP MHz (Max) 75, 200 CPU 16-bit Operating system DSP/BIOS, VLX Rating Catalog Operating temperature range (C) -10 to 70, -40 to 85 open-in-new Find other Digital signal processors (DSPs)

Package | Pins | Size

NFBGA (ZCH) 196 100 mm² 10 x 10 open-in-new Find other Digital signal processors (DSPs)


  • CORE:
    • High-Performance, Low-Power, TMS320C55x Fixed-Point Digital Signal Processor
      • 13.33- to 5-ns Instruction Cycle Time
      • 75- to 200-MHz Clock Rate
      • One or Two Instructions Executed per Cycle
      • Dual Multiply-and-Accumulate Units (Up to 450 Million Multiply-Accumulates per Second [MMACS])
      • Two Arithmetic and Logic Units (ALUs)
      • Three Internal Data or Operand Read Buses and Two Write Buses
      • Software-Compatible with C55x Devices
      • Industrial Temperature Devices Available
    • 320KB of Zero-Wait State On-Chip RAM:
      • 64KB of Dual-Access RAM (DARAM),
        8 Blocks of 4K x 16-Bit
      • 256KB of Single-Access RAM (SARAM),
        32 Blocks of 4K x 16-Bit
    • 128KB of Zero Wait-State On-Chip ROM
      (4 Blocks of 16K x 16-Bit)
    • Tightly Coupled FFT Hardware Accelerator
    • One Universal Host-Port Interface (UHPI) with 16-Bit Muxed Address or Data Bus
    • Master and Slave Multichannel Serial Ports Interface (McSPI) with Three Chip Selects
    • Master and Slave Multichannel Buffered Serial Ports Interface (McBSP)
    • 16- and 8-Bit External Memory Interface (EMIF) with Glueless Interface to:
      • 8- or 16-Bit NAND Flash, 1- or 4-Bit ECC
      • 8- and 16-Bit NOR Flash
      • Asynchronous Static RAM (SRAM)
      • SDRAM or mSDRAM (1.8, 2.75, and 3.3 V)
    • 3.84375M x 16-Bit Maximum Addressable External Memory Space (SDRAM or mSDRAM)
    • Universal Asynchronous Receiver/Transmitter (UART)
    • Device USB Port with Integrated 2.0 High-Speed PHY that Supports:
      • USB 2.0 Full- and High-Speed Devices
    • Direct Memory Access (DMA) Controller
      • Four DMA with Four Channels Each
    • Three 32-Bit General-Purpose (GP) Timers
      • One Selectable as a Watchdog or GP
      • Clocking Options, Including External General-Purpose I/O (GPIO) Clock Input
    • Two MultiMedia Card and Secure Digital (eMMC, MMC, and SD) Interfaces
    • Serial Port Interface (SPI) with Four Chip Selects
    • Master and Slave Inter-Integrated Circuit (I2C Bus)
    • Three Inter-IC Sound (I2S Bus) Modules for Data Transport
    • 10-Bit 4-Input Successive Approximation (SAR) ADC
    • IEEE-1149.1 (JTAG)
    • Up to 26 GPIO Pins (Multiplexed with Other Functions)
  • POWER:
    • Four Core Isolated Power Supply Domains: Analog, RTC, CPU and Peripherals, and USB
    • Four I/O Isolated Power Supply Domains: RTC I/O, EMIF I/O, USB PHY, and DVDDIO
    • 1.05-V Core, 1.8-, 2.75-, or 3.3-V I/Os
    • 1.3-V Core, 1.8-, 2.75-, or 3.3-V I/Os
    • 1.4-V Core, 1.8-, 2.75-, or 3.3-V I/Os
  • CLOCK:
    • Real-Time Clock (RTC) with Crystal Input, Separate Clock Domain, and Power Supply
    • Software-Programmable Phase-Locked Loop (PLL) Clock Generator
    • On-Chip ROM Bootloader
      • Each Peripheral Supports Unencrypted Booting
    • 196-Terminal Pb-Free Plastic BGA (Ball Grid Array) (ZCH Suffix), 0.65-mm Pitch

All trademarks are the property of their respective owners. All trademarks are the property of their respective owners.

open-in-new Find other Digital signal processors (DSPs)


This device is a member of TI's C5000 fixed-point Digital Signal Processor (DSP) product family and is designed for low active and standby power consumption.

The device is based on the TMS320C55x DSP generation CPU processor core. The C55x DSP architecture achieves high performance and low power through increased parallelism and total focus on power savings. The CPU supports an internal bus structure that is composed of one program bus, one 32-bit data read bus and two 16-bit data read buses, two 16-bit data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to four 16-bit data reads and two 16-bit data writes in a single cycle. The device also includes four DMA controllers, each with 4 channels, providing data movement for 16 independent channel contexts without CPU intervention. Each DMA controller can perform one 32-bit data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication and a 32-bit add in a single cycle. A central 40-bit arithmetic and logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x CPU supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The PU decodes the instructions, directs tasks to the AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The GPIO functions along with the 10-bit SAR ADC to provide sufficient pins for status, interrupts, and bit I/O for keyboards, and media interfaces.

Serial media is supported through two multimedia card and secure digital (MMC and SD) peripherals, three Inter-IC Sound (I2S Bus) modules, one serial port interface (SPI) with up to four chip selects, one master and slave multichannel serial port interface (McSPI) with up to three chip selects, one multichannel serial port (McBSP), one I2C multimaster and slave interface, and a universal asynchronous receiver/transmitter (UART) interface

The device peripheral set includes an external memory interface (EMIF) that provides glueless access to asynchronous memories, such as EPROM, NOR, NAND, and SRAM, as well as to high-speed, high-density memories such as synchronous DRAM (SDRAM) and mobile SDRAM (mSDRAM).

Additional peripherals include a configurable 16-bit universal host-port interface (UHPI), a high-speed universal serial bus (USB2.0) device mode only, a real-time clock (RTC), three general-purpose timers with one configurable as a watchdog timer, and an analog phase-locked loop (APLL) clock generator.

The device also includes a tightly coupled FFT hardware accelerate that supports 8- to 1024-point (by power of 2) real- and complex-valued FFTs and three integrated LDOs to power different sections of the device, except CVDDRTC which requires an external power source: ANA_LDO to provide 1.3 V to the SAR and power-management circuits (VDDA_ANA), DSP_LDO to provide 1.3 or 1.05 V to the DSP core (CVDD), selectable on-the-fly by software as long as operating frequency ranges are observed, and USB_LDO to provide 1.3 V to the USB core digital (USB_VDD1P3) and PHY circuits (USB_VDDA1P3).

The device is supported by the industry’s award-winning eXpressDSP, Code Composer Studio Integrated Development Environment (IDE), DSP/BIOS, Texas Instruments’ algorithm standard, and a large third-party network. Code Composer Studio IDE features code generation tools including a C Compiler and Linker, RTDX, XDS100, XDS510, XDS560 emulation device drivers, and evaluation modules. The device is also supported by the C55x DSP library which features more than 50 foundational software kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip support libraries.

open-in-new Find other Digital signal processors (DSPs)

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 26
Type Title Date
* Data sheet TMS320C5517 Fixed-Point Digital Signal Processor datasheet (Rev. C) Apr. 23, 2014
* Errata TMS320C5517 Fixed-Point DSP Silicon Errata (Rev. B) Sep. 07, 2017
* User guide TMS320C5517 Digital Signal Processor Technical Reference Manual (Rev. B) Oct. 01, 2015
Application note How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A) May 19, 2021
Application note Using the TMS320C5517 Bootloader (Rev. A) Nov. 21, 2019
Application note C55x CSL Audio Pre-Processing Jun. 17, 2019
Technical article Bringing the next evolution of machine learning to the edge Nov. 27, 2018
Technical article Industry 4.0 spelled backward makes no sense – and neither does the fact that you haven’t heard of TI’s newest processor yet Oct. 30, 2018
Technical article How quality assurance on the Processor SDK can improve software scalability Aug. 22, 2018
Application note TMS320VC5502 to TMS320C5517 Hardware Migration Guide Jul. 31, 2018
Application note Sitara Linux ALSA DSP Microphone Array Voice Recognition Jun. 30, 2017
White paper Voice as the user interface – a new era in speech processing white Paper May 09, 2017
Application note MEMS Microphone Direct PDM Input via I2S to a C5515 EVM With Software Decimation Sep. 22, 2016
Application note Usage Guidelines for C55x On-Chip Low Dropout Regulators (LDOs) Jul. 26, 2016
Technical article Clove: Low-Power video solutions based on Sitara™ AM57x processors Jul. 21, 2016
Application note Instructions to Benchmark C55 DSP Library Apr. 01, 2016
Application note C5000 DSP-Based Low-Power System Design Nov. 30, 2015
Application note Power Estimation and Power Consumption summary for TMS320C5517 Device Oct. 06, 2015
Application note Estimating Power Consumption on the TMS320C5517 Apr. 02, 2014
Application note Migrating from TMS320C5515 to 5517 Apr. 02, 2014
Application note Validating High- and Full-Speed USB on TMS320C5517 Apr. 02, 2014
User guide TMS320C55x Assembly Language Tools User's Guide (Rev. I) Nov. 09, 2011
User guide TMS320C55x Optimizing C/C++ Compiler User's Guide (Rev. G) Nov. 09, 2011
User guide TMS320C55x v3.x DSP Algebraic Instruction Set Reference Guide (Rev. E) Jun. 24, 2009
User guide TMS320C55x v3.x DSP Mnemonic Instruction Set Reference Guide (Rev. E) Jun. 24, 2009
User guide TMS320C55x DSP v3.x CPU Reference Guide (Rev. E) Jun. 17, 2009

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

document-generic User guide

The TMDSEVM5517is a general purpose evaluation module which includes all the hardware and software needed to evaluate the C5517 DSP. The C5517 DSP is a highly integrated solution offered in a simple package to reduce cost and development time. This solution provides nearly doubles the performance of (...)


The TMS320C5517 delivers high-performance and an expanded peripheral set at low power to meet the needs of audio and video analytic applications. With 200MHz performance and less than .45mW of stand -by power, vs previous C55x product generations, the C5517 provides a foundation for a range of (...)

XDS200 USB Debug Probe

The XDS200 is a debug probe (emulator) used for debugging TI embedded devices.  The XDS200 features a balance of low cost with good performance as compared to the low cost XDS110 and the high performance XDS560v2.  It supports a wide variety of standards (IEEE1149.1, IEEE1149.7, SWD) in a (...)


The XDS200 is the mid-range family of JTAG debug probes (emulators) for TI processors. Designed to deliver good performance and the most common features that place it between the low cost XDS110 and the high performance XDS560v2, the XDS200 is the balanced solution to debug TI microcontrollers (...)


The XDS560v2 is the highest performance of the XDS family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7).  Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors that (...)


XDS560v2 is the latest variant of the XDS560 family of high-performance debug probes (emulators) for TI processors. With the fastest speeds and most features of the entire XDS family, XDS560v2 is the most comprehensive solution to debug TI microcontrollers, processors and wireless connectivity (...)


The XDS560v2 is the highest performance of the XDS family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7). Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors that (...)


XDS560v2 is the latest variant of the XDS560 family of high-performance debug probes (emulators) for TI processors. With the fastest speeds and most features of the entire XDS family, XDS560v2 is the most comprehensive solution to debug TI microcontrollers, processors and wireless connectivity (...)

Software development

TMS320C55x Chip Support Libraries (CSL) – Standard and Low-Power
SPRC133 The C55x Chip Support Libraries (CSL) provide an application programming interface (API) used for configuring and controlling the DSP on-chip peripherals for ease of use, compatibility between various C55x devices and hardware abstraction. CSLs will shorten development time by providing (...)
TMS320C5000/6000 Image Library (IMGLIB)
SPRC264 C5000/6000 Image Processing Library (IMGLIB) is an optimized image/video processing function library for C programmers. It includes C-callable general-purpose image/video processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)

Image Analysis

  • Image boundry and perimeter
  • Morphological operation
  • Edge detection
  • Image Histogram
  • Image thresholding

Image filtering and format conversion

  • Color space conversion
  • Image convolution
  • Image correlation
  • Error diffusion
  • Median filtering
  • Pixel expansion

Image compression and decompression

  • Forward and (...)
Telecom and Media Libraries - FAXLIB, VoLIB and AEC/AER for TMS320C64x+ and TMS320C55x Processors
TELECOMLIB Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be acquired (...)


  • Telogy Software Line Echo Canceller (ECU)
  • Tone Detection Unit (TDU)
  • Caller ID Detection/Generation (CID)
  • Tone Generation Unit (TGU)
  • Voice Activity Detection Unit (VAU)
  • Noise Matching Functions
  • Packet Loss Concealment (PLC)
  • Voice Enhancement Unit (VEU)  


  • Fax Interface Unit (FIU)
  • Fax Modem (FM)
  • (...)
Adaptive Digital Technologies DSP VOIP, speech and audio codecs
Provided by Adaptive Digital Technologies, Inc. — Adaptive Digital is a developer of voice quality enhancement algorithms, and best-in-class acoustic echo cancellation software that work with TI DSPs. Adaptive Digital has extensive experience in the algorithm development, implementation, optimization and configuration tuning. They provide solutions (...)
Algotron C5000 DSP telecom and audio codecs
Provided by Algotron Algotron provides C5000 DSP software modules for telecoms & audio. Examples are: modem data pumps, speech coders, signal generators & detectors for DTMF and caller ID. All modules feature simple yet flexible interfaces with full re-entrancy. They come with user's guides, example (...)
CouthIT DSP VoIP, speech, and audio codecs
Provided by Couth Infotech Pvt. Ltd. — Since 1999, CouthIT has been helping customers transform their ideas into real-time robust software solutions. They license specialized, pre-built, highly optimized software modules in the areas of VoIP and speech and audio codecs, and provide software optimization and customization services for (...)
DSP Innovations: DSP VoIP codecs
Provided by DSP Innovations DSP Innovations is a supplier of C5000TM DSP-software and engineering services. Proprietary and standard vocoders from DSPINI have superior characteristics, operate in range from 300 bps up to 64 kbps and are used in: secure voice, software defined radio, wireless, VoIP, voice storage, and more (...)
Spirit DSP audio and speech codecs
Provided by Spirit DSP — Since inception in 1992 SPIRIT has become a global brand in top quality voice, audio and data communication software products and is well known for innovation. SPIRIT is a technology enabling company, leveraging its extensive experience in smart carrier-grade solutions for voice and video (...)
Vocal technologies DSP VoIP codecs
Provided by VOCAL Technologies, Ltd. — With over 25 years of assembly and C code development, VOCAL modular software suite is available for a wide variety of TI DSPs. Products include ATAs, VoIP servers and gateways, HPNA-based IPBXs, video surveillance, voice and video conferencing, voice and data RF devices, RoIP gateways, secure (...)

Design tools & simulation

SPRM631.ZIP (5 KB) - BSDL Model
SPRM632.ZIP (902 KB) - IBIS Model
Arm-based MPU, arm-based MCU and DSP third-party search tool
PROCESSORS-3P-SEARCH TI has partnered with companies to offer a wide range of software, tools, and SOMs using TI processors to accelerate your path to production. Download this search tool to quickly browse our third-party solutions and find the right third-party to meet your needs. The software, tools and modules (...)
  • Supports many TI processors including Sitara and Jacinto processors and DSPs
  • Search by type of product, TI devices supported, or country
  • Links and contacts for quick engagement
  • Third-party companies located around the world

Reference designs

High fidelity, near-field two-way audio reference design with noise reduction and echo cancellation
TIDA-01589 — Man machine interaction requires an acoustic interface for providing full duplex hands-free communication. In hands-free mode, part of the far-end or near-end audio signal from the speaker is coupled to the microphones. Furthermore, in noisy environments the microphones also capture ambient noise in (...)
document-generic Schematic document-generic User guide
Audio Preprocessing System Reference Design for Voice-Based Applications
TIDEP-0077 — This reference design uses multiple microphones, a beamforming algorithm, and other processes to extract clear speech and audio amidst noise and other clutter.  The rapid increase in applications that are used in noise-prone environments for voice activated digital assistants creates (...)
document-generic Schematic document-generic User guide
Voice Triggering and Processing with Cloud Connection to IBM Watson Reference Design
TIDEP-0083 — This reference design enables a single platform for demonstrating end-to-end voice capture, recognition and processing functionality.  It further enhances application development time by including pre-integration with the sensory keyword recognition software and the IBM Watson Cloud services (...)
document-generic Schematic document-generic User guide

CAD/CAE symbols

Package Pins Download
NFBGA (ZCH) 196 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​