Top

Product details

Parameters

Bus voltage (Max) (V) 110 Power switch MOSFET Input VCC (Min) (V) 8 Input VCC (Max) (V) 17 Peak output current (A) 4 Rise time (ns) 8 Operating temperature range (C) -40 to 140 Rating Catalog Number of channels (#) 2 Fall time (ns) 7 Prop delay (ns) 20 Iq (uA) 1 Input threshold TTL, Pseudo-CMOS Channel input logic CMOS Negative voltage handling at HS pin (V) -12 Features open-in-new Find other Half-bridge drivers

Package | Pins | Size

HSOIC (DDA) 8 19 mm² 4.9 x 3.9 SOIC (D) 8 19 mm² 4.9 x 3.9 VSON (DRM) 8 16 mm² 4 x 4 WSON (DPR) 10 16 mm² 4 x 4 open-in-new Find other Half-bridge drivers

Features

  • Drives Two N-Channel MOSFETs in High-Side
    and Low-Side Configuration With Independent
    Inputs
  • Maximum Boot Voltage 120-V DC
  • 4-A Sink, 4-A Source Output Currents
  • 0.9-Ω Pullup and Pulldown Resistance
  • Input Pins Can Tolerate –10 V to 20 V and Are
    Independent of Supply Voltage Range
  • TTL or Pseudo-CMOS Compatible Input Versions
  • 8-V to 17-V VDD Operating Range, (20-V Absolute
    Maximum)
  • 7.2-ns Rise and 5.5-ns Fall Time With 1000-pF
    Load
  • Fast Propagation Delay Times (18 ns Typical)
  • 2-ns Delay Matching
  • Symmetrical Undervoltage Lockout for High-Side
    and Low-Side Driver
  • All Industry Standard Packages Available (SOIC-8,
    PowerPAD™ SOIC-8, 4-mm × 4-mm SON-8
    and 4-mm × 4-mm SON-10)
  • Specified from –40 to 140 °C
open-in-new Find other Half-bridge drivers

Description

The UCC27210 and UCC27211 drivers are based on the popular UCC27200 and UCC27201 MOSFET drivers, but offer several significant performance improvements. Peak output pull-up and pull-down current has been increased to 4-A source and 4-A sink, and pull-up and pull-down resistance have been reduced to 0.9 Ω, thereby allowing for driving large power MOSFETs with minimized switching losses during the transition through the Miller Plateau of the MOSFET. The input structure is now able to directly handle –10 VDC, which increases robustness and also allows direct interface to gate-drive transformers without using rectification diodes. The inputs are also independent of supply voltage and have a maximum rating of 20-V.

The switching node (HS pin) of the UCC2721x can handle –18 V maximum which allows the high-side channel to be protected from inherent negative voltages caused parasitic inductance and stray capacitance. The UCC27210 (Pseudo-CMOS inputs) and UCC27211 (TTL inputs) have increased hysteresis allowing for interface to analog or digital PWM controllers with enhanced noise immunity.

The low-side and high-side gate drivers are independently controlled and matched to 2 ns between the turnon and turnoff of each other.

An on-chip 120-V rated bootstrap diode eliminates the external discrete diodes. Undervoltage lockout is provided for both the high-side and the low-side drivers providing symmetric turnon and turnoff behavior and forcing the outputs low if the drive voltage is below the specified threshold.

Both devices are offered in 8-pin SOIC (D), PowerPAD SOIC-8 (DDA), 4-mm × 4-mm SON-8 (DRM) and SON-10 (DPR) packages.

open-in-new Find other Half-bridge drivers
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 10
Type Title Date
* Datasheet UCC2721x 120-V Boot, 4-A Peak, High-Frequency High-Side and Low-Side Driver datasheet (Rev. F) Dec. 18, 2014
Application notes External Gate Resistor Selection Guide (Rev. A) Feb. 28, 2020
Application notes Understanding Peak IOH and IOL Currents (Rev. A) Feb. 28, 2020
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) Oct. 29, 2018
Technical articles How to achieve higher system robustness in DC drives, part 3: minimum input pulse Sep. 19, 2018
Selection guides Power Management Guide 2018 (Rev. R) Jun. 25, 2018
Technical articles How to achieve higher system robustness in DC drives, part 2: interlock and deadtime May 30, 2018
Technical articles Boosting efficiency for your solar inverter designs May 24, 2018
Technical articles How to achieve higher system robustness in DC drives, part 1: negative voltage Apr. 17, 2018
More literature Improving System Efficiency With a New Intermediate-Bus Architecture Sep. 20, 2011

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION MODELS Download
SLUM244.ZIP (29 KB) - PSpice Model
SIMULATION MODELS Download
SLUM503.ZIP (1 KB) - PSpice Model
SIMULATION TOOLS Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
SO PowerPAD (DDA) 8 View options
SOIC (D) 8 View options
VSON (DRM) 8 View options
WSON (DPR) 10 View options

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos