Home DLP products Advanced light-control chipsets High-speed visible chipsets
Home
DLP products
Advanced light-control chipsets
High-speed visible chipsets

DLPC300

ACTIVE

Digital Controller for DLP3000 DMD

Order now
Data sheet
Errata
Digital Controller for DLP3000 DMD

DLPC300

ACTIVE
Data sheet Order now

Product details

Chipset family DLP3000 Pattern rate, binary (Max) (Hz) 4000 Component type Digital Controller Number of triggers (Input / Output) 0 / 1 GPIO 0 Display resolution (Max) WVGA Pattern rate, 8-bit (Max) (Hz) 120 Micromirror driver support Integrated Power consumption (mW) 93 Thermal dissipation (°C/W) 19.52
Chipset family DLP3000 Pattern rate, binary (Max) (Hz) 4000 Component type Digital Controller Number of triggers (Input / Output) 0 / 1 GPIO 0 Display resolution (Max) WVGA Pattern rate, 8-bit (Max) (Hz) 120 Micromirror driver support Integrated Power consumption (mW) 93 Thermal dissipation (°C/W) 19.52
open-in-new Find other High-speed visible chipsets
NFBGA (ZVB) 176 49 mm² 7 x 7
open-in-new Find other High-speed visible chipsets
  • Required for Reliable Operation of the DLP3000
    DMD
  • Multi-Mode, 24-Bit Input Port:
    • Supports Parallel RGB With Pixel Clock Up to
      33.5 MHz and 3 Input Color Bit-Depth Options:
      • 24-Bit RGB888 or 4:4:4 YCrCb888
      • 18-Bit RGB666 or 4:4:4 YCrCb666
      • 16-Bit RGB565 or 4:2:2 YCrCb565
    • Supports 8-Bit BT.656 Bus Mode With Pixel
      Clock Up to 33.5 MHz
  • Supports Input Resolutions 608 × 684, 864 × 480,
    854 × 480 (WVGA), 640 × 480 (VGA), 320 × 240
    (QVGA)
  • Pattern Input Mode
    • One-to-One Mapping of Input Data to
      Micromirrors
    • 1-Bit Binary Pattern Rates up to 4000-Hz
    • 8-Bit Grayscale Pattern Rates up to 120-Hz
  • Video Input Mode with Pixel Data Processing
    • Supports 1- to 60-Hz Frame Rates
    • Programmable Degamma
    • Spatial-Temporal Multiplexing (Dithering)
    • Automatic Gain Control
    • Color Space Conversion
  • Output Trigger Signal for Synchronizing With
    Camera, Sensor, or Other Peripherals
  • System Control:
    • I2C Control of Device Configuration
    • Programmable Current Control of up to 3 LEDs
    • Integrated DMD Reset Driver Control
    • DMD Horizontal and Vertical Display Image
      Flip
  • Low-Power Consumption: Less than 93 mW
    (Typical)
  • External Memory Support:
    • 166-MHz Mobile DDR SDRAM
    • 33.3-MHz Serial FLASH
  • 176-Pin, 7 × 7 mm With 0.4-mm Pitch NFBGA
    Package
  • Required for Reliable Operation of the DLP3000
    DMD
  • Multi-Mode, 24-Bit Input Port:
    • Supports Parallel RGB With Pixel Clock Up to
      33.5 MHz and 3 Input Color Bit-Depth Options:
      • 24-Bit RGB888 or 4:4:4 YCrCb888
      • 18-Bit RGB666 or 4:4:4 YCrCb666
      • 16-Bit RGB565 or 4:2:2 YCrCb565
    • Supports 8-Bit BT.656 Bus Mode With Pixel
      Clock Up to 33.5 MHz
  • Supports Input Resolutions 608 × 684, 864 × 480,
    854 × 480 (WVGA), 640 × 480 (VGA), 320 × 240
    (QVGA)
  • Pattern Input Mode
    • One-to-One Mapping of Input Data to
      Micromirrors
    • 1-Bit Binary Pattern Rates up to 4000-Hz
    • 8-Bit Grayscale Pattern Rates up to 120-Hz
  • Video Input Mode with Pixel Data Processing
    • Supports 1- to 60-Hz Frame Rates
    • Programmable Degamma
    • Spatial-Temporal Multiplexing (Dithering)
    • Automatic Gain Control
    • Color Space Conversion
  • Output Trigger Signal for Synchronizing With
    Camera, Sensor, or Other Peripherals
  • System Control:
    • I2C Control of Device Configuration
    • Programmable Current Control of up to 3 LEDs
    • Integrated DMD Reset Driver Control
    • DMD Horizontal and Vertical Display Image
      Flip
  • Low-Power Consumption: Less than 93 mW
    (Typical)
  • External Memory Support:
    • 166-MHz Mobile DDR SDRAM
    • 33.3-MHz Serial FLASH
  • 176-Pin, 7 × 7 mm With 0.4-mm Pitch NFBGA
    Package
open-in-new Find other High-speed visible chipsets

The DLPC300 controller provides a convenient, multi-functional interface between user electronics and the DMD, enabling high-speed pattern rates (up to 4-kHz binary), providing LED control, and data formatting for multiple input resolutions. The DLPC300 digital controller, part of the DLP3000 chipset, is required for reliable operation of the DLP3000 DMD. The DLPC300 also outputs a trigger signal for synchronizing displayed patterns with a camera, sensor, or other peripherals.

The DLPC300 controller provides a convenient, multi-functional interface between user electronics and the DMD, enabling high-speed pattern rates (up to 4-kHz binary), providing LED control, and data formatting for multiple input resolutions. The DLPC300 digital controller, part of the DLP3000 chipset, is required for reliable operation of the DLP3000 DMD. The DLPC300 also outputs a trigger signal for synchronizing displayed patterns with a camera, sensor, or other peripherals.

open-in-new Find other High-speed visible chipsets
Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 11
Type Title Date
* Data sheet DLPC300 DLP® Digital Controller for the DLP3000 DMD datasheet (Rev. C) 01 Aug 2015
* Errata DLP® LightCrafter™ NAND Failures Resolution 23 Dec 2013
* Errata DLP® LightCrafter™ USB Connectivity Solutions (Rev. A) 16 Aug 2012
Design guide Portable Point Cloud Generation 3D Scanning Using DLP Technology User's Guide (Rev. A) 13 May 2016
User guide DLP Software Development Kit (SDK) User's Guide 28 Apr 2016
Application note Creating Multiple Bit Depth and Multiple Color Pattern Sequences for the DLP® Li (Rev. A) 29 Oct 2013
Application note DLP® LightCrafter™ FPGA Overview 27 Aug 2013
Application note DLP 0.3 WVGA Chipset Data Sheet (Rev. A) 31 Jul 2013
User guide DLPC300 Programmer's Guide (Rev. B) 24 Jul 2013
More literature DLP 0.3 WVGA Chipset 18 Apr 2012
White paper Using the DLP LightCrafter to Trigger CCD Cameras from the Imaging Source 14 Mar 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Firmware

DLPR300 — DLPC300 Configuration and Support Firmware

The DLP 0.3 WVGA chipset consists of the DLP3000 DMD and DLPC300 controller. To enable broad functionality of the chipset and ensure reliable operation of the DLP3000 micromirrors, TI is offering DLPR300 configuration and support firmware. Combined with the DLPC300 controller, the DLPR300 (...)
View options
Simulation model

DLPC300 IBIS Files

DLPC071.IBS (533 KB) - IBIS Model
Download
Simulation model

DLPC300 BSDL

DLPM005.ZIP (4 KB) - BSDL Model
Download
Reference designs

TIDA-00361 — Portable Point Cloud Generation for 3D Scanning using DLP® Technology Reference Design

The portable 3D scanning reference design employs the Texas Instruments DLP® Advanced Light Control Software Development Kit (SDK) for LightCrafter™ series controllers, which allows developers to easily construct 3D point clouds by integrating TI’s digital micromirror device (DMD) technology (...)
document-pdfAcrobat Schematic
Package Pins Download
NFBGA (ZVB) 176 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos