Home Schnittstelle Highspeed-SerDes V3Link-SerDes

TSER4905

AKTIV

Serializer von 4K DSI zu V³Link™ für hochauflösende Panels

Produktdetails

Applications Display SerDes Color depth (bpp) 30 Function Serializer Input compatibility DSI Pixel clock frequency (max) (MHz) 1110 Output compatibility V3Link Features CRC, Coax or STP, Flexible GPIOs, I2C Config, Line Fault Detection, Pattern Generation, Ultra-Low Data and Control Path Latency Signal conditioning Adaptive Equalizer EMI reduction LVDS Diagnostics BIST Rating Catalog Operating temperature range (°C) -20 to 85
Applications Display SerDes Color depth (bpp) 30 Function Serializer Input compatibility DSI Pixel clock frequency (max) (MHz) 1110 Output compatibility V3Link Features CRC, Coax or STP, Flexible GPIOs, I2C Config, Line Fault Detection, Pattern Generation, Ultra-Low Data and Control Path Latency Signal conditioning Adaptive Equalizer EMI reduction LVDS Diagnostics BIST Rating Catalog Operating temperature range (°C) -20 to 85
VQFNP (RTD) 64 81 mm² 9 x 9
  • Single or dual port MIPI DSI receiver
    • Compliant to D-PHY v1.2 and DSI v1.3.1
    • Packed 16/18/24/30-bit RGB and 16-bit YCbCr
    • Loosely packed 18-bit RGB and 20-bit 4:2:2
    • 1 clock lane and 1-4 configurable data lanes per D-PHY Port
    • Up to 2.5 Gbps/lane with skew calibration
    • Supports data lane swap and polarity inversion
    • Supports both burst and non-burst mode
    • SuperFrame Unpacking Capability
    • Suitable for 4K @ 60 Hz video resolution
  • V 3Link Enhanced Video interface
    • Supports 10.8/6.75/3.375 Gbps per channel; Up to 21.6 Gbps over dual channels
    • Coax/STP interconnect support
    • Port Splitting to enable Y-cable interfaces
  • Ultra-low latency control channel
    • Two I2C up to 1MHz (up to 3.4 MHz for local bus access)
    • High speed GPIOs
  • Compatibility
    • V 3Link Video and V 3Link Enhanced Video product families
    • V 3Link Vision product family
  • Security and diagnostics
    • Voltage and temperature monitoring
    • Line Fault Detection
    • BIST and pattern generation
    • CRC and error diagnostics
    • Unique ID for counterfeit protection
    • ECC on control bits
  • Advanced link robustness and EMC control
    • Data scrambling
    • Spread spectrum clocking generation (SSCG)
  • Low power operation
    • 1.8-V and 1.1-V dual power supply
  • Qualifications
    • ISO 10605 and IEC 61000-4-2 ESD compliant
    • 64 pin QFN Wettable flanks 9 mm x 9 mm
    • Temperature Range: −20℃ to +85℃
  • Single or dual port MIPI DSI receiver
    • Compliant to D-PHY v1.2 and DSI v1.3.1
    • Packed 16/18/24/30-bit RGB and 16-bit YCbCr
    • Loosely packed 18-bit RGB and 20-bit 4:2:2
    • 1 clock lane and 1-4 configurable data lanes per D-PHY Port
    • Up to 2.5 Gbps/lane with skew calibration
    • Supports data lane swap and polarity inversion
    • Supports both burst and non-burst mode
    • SuperFrame Unpacking Capability
    • Suitable for 4K @ 60 Hz video resolution
  • V 3Link Enhanced Video interface
    • Supports 10.8/6.75/3.375 Gbps per channel; Up to 21.6 Gbps over dual channels
    • Coax/STP interconnect support
    • Port Splitting to enable Y-cable interfaces
  • Ultra-low latency control channel
    • Two I2C up to 1MHz (up to 3.4 MHz for local bus access)
    • High speed GPIOs
  • Compatibility
    • V 3Link Video and V 3Link Enhanced Video product families
    • V 3Link Vision product family
  • Security and diagnostics
    • Voltage and temperature monitoring
    • Line Fault Detection
    • BIST and pattern generation
    • CRC and error diagnostics
    • Unique ID for counterfeit protection
    • ECC on control bits
  • Advanced link robustness and EMC control
    • Data scrambling
    • Spread spectrum clocking generation (SSCG)
  • Low power operation
    • 1.8-V and 1.1-V dual power supply
  • Qualifications
    • ISO 10605 and IEC 61000-4-2 ESD compliant
    • 64 pin QFN Wettable flanks 9 mm x 9 mm
    • Temperature Range: −20℃ to +85℃

TSER4905 is a MIPI DSI to V 3Link bridge device. In conjunction with an V 3Link deserializer, the chipset provides a high-speed serialized interface over low-cost 50Ω coax or STP cables. The TSER4905 is a D-PHY v1.2 compliant device that serializes a MIPI DSI input supporting video resolutions including 4K with 30-bit color depth. The V 3Link interface supports video and audio data transmission and full duplex control, including I2C and GPIO data over a single channel or dual channels. Consolidation of video data and control over two V 3Link lanes reduces the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, SSCG, and randomization. This device can operate either in V 3Link Mode or V 3Link Enhanced Video Mode. In V 3Link Enhanced Video Mode, the device supports V 3Link Enhanced Video output over a single coax/STP cable operating up to 10.8 Gbps line rate or Dual Coax/STP cable operating up to 21.6 Gbps line rate, supporting 4K+ resolutions. In V 3Link mode, the devices supports up to 720p and 1080p resolutions with 24-bit color depth over a single/dual link. In Vision compatible mode, the device is interoperable with V 3Link Vision deserializers supporting resolutions up to 8MP+/40fps.

TSER4905 is a MIPI DSI to V 3Link bridge device. In conjunction with an V 3Link deserializer, the chipset provides a high-speed serialized interface over low-cost 50Ω coax or STP cables. The TSER4905 is a D-PHY v1.2 compliant device that serializes a MIPI DSI input supporting video resolutions including 4K with 30-bit color depth. The V 3Link interface supports video and audio data transmission and full duplex control, including I2C and GPIO data over a single channel or dual channels. Consolidation of video data and control over two V 3Link lanes reduces the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, SSCG, and randomization. This device can operate either in V 3Link Mode or V 3Link Enhanced Video Mode. In V 3Link Enhanced Video Mode, the device supports V 3Link Enhanced Video output over a single coax/STP cable operating up to 10.8 Gbps line rate or Dual Coax/STP cable operating up to 21.6 Gbps line rate, supporting 4K+ resolutions. In V 3Link mode, the devices supports up to 720p and 1080p resolutions with 24-bit color depth over a single/dual link. In Vision compatible mode, the device is interoperable with V 3Link Vision deserializers supporting resolutions up to 8MP+/40fps.

Herunterladen Video mit Transkript ansehen Video
Weitere Informationen anfordern

Das vollständige Datenblatt ist verfügbar. Jetzt anfordern

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 2
Top-Dokumentation Typ Titel Format-Optionen Datum
* Data sheet TSER4905 4K DSI to V3Link Bridge Serializer datasheet PDF | HTML 28 Sep 2022
Certificate TSER4905EVM EU RoHS Declaration of Conformity (DoC) 15 Sep 2022

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Anwendungssoftware und Frameworks

ALP Analog LaunchPad Framework Utility

Analog LaunchPad (ALP) software is an interactive graphical user interface (GUI) software platform to evaluate TI FPD-Link™ serializers and deserializers (SerDes). ALP software enables device- and system-level evaluation with powerful built-in features, including:

  • Local and remote device access
  • (...)
Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Support-Software

ALP-PROFILE-UPDATE Analog LaunchPad Profile Update Software

Analog LaunchPad (ALP) software is an interactive graphical user interface (GUI) software platform to evaluate TI FPD-Link™ serializers and deserializers (SerDes). ALP software enables device- and system-level evaluation with powerful built-in features, including:

  • Local and remote device access
  • (...)
Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese Design- und Simulationssuite mit vollem Funktionsumfang verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Benutzerhandbuch: PDF
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
VQFNP (RTD) 64 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos