SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
Interrupt Enable Set Register 0
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCAN0 | 5270 0080h |
| MCAN1 | 5270 1080h |
| MCAN2 | 5270 2080h |
| MCAN3 | 5270 3080h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| NU9 | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| NU9 | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NU9 | |||||||
| R | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NU9 | CTRL_EDC_VBUSS_ENABLE_SET | SEC_EN_SET | |||||
| R | R/W | R/W | |||||
| 0h | 0h | 0h | |||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:2 | NU9 | R | 0h | Reserved |
| 1 | CTRL_EDC_VBUSS_ENABLE_SET | R/W | 0h | Interrupt Enable Set Register for ctrl_edc_vbuss_pend. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field. |
| 0 | SEC_EN_SET | R/W | 0h | Interrupt Enable Set Register for msgmem_pend. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field. |