SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
SPI Clock Control Register (SPICC).
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| QSPI0 | 4820 0040h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| CLKEN | RESERVED | ||||||
| R/W | R | ||||||
| 0h | 0h | ||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DCLK_DIV | |||||||
| R/W | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCLK_DIV | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | CLKEN | R/W | 0h | Clock Enable. 0- Data clock is turned off 1- Data clock is enabled |
| 30:16 | RESERVED | R | 0h | Always read as 0 |
| 15:0 | DCLK_DIV | R/W | 0h | Serial data clock divide by ratio |